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Abstract
Silicon-on-Insulator (SOI) MOSFETs have been the primary precursor for the
CMOS technology since last few decades offering superior device performance in
terms of package density, speed, and reduced second order harmonics. Recent
trends of investigation have stimulated the interest in Fully Depleted (FD) SOI
MOSFET because of their remarkable scalability efficiency. However, some
serious issues like short channel effects (SCEs) viz drain induced barrier lowering
(DIBL), Vth roll-off, subthreshold slope (SS), and hot carrier effects (HCEs) are
observed in nanoscale regime. Numerous advanced structures with various
engineering concepts have been addressed to reduce the above mentioned SCEs
in SOI platform. Among them strain engineering, high-k gate dielectric with
metal gate technology (HKMG), and non-classical multigate technologies are
most popular models for enhancement in carrier mobility, suppression of gate
leakage current, and better immunization to SCEs.
In this thesis, the performance of various emerging device designs are
analyzed in nanoscale with 2-D modeling as well as through calibrated TCAD
simulation. These attempts are made to reduce certain limitations of nanoscale
design and to provide a significant contribution in terms of improved
performances of the miniaturized devices. Various MOS parameters like gate
work function (φm), channel length (L), channel thickness (tSi), and gate oxide
thickness (tox) are optimized for both FD-SOI and Multiple gate technology. As
the semiconductor industries migrate towards multigate technology for
system-on-chip (SoC), system-in-package (SiP), and internet-of-things (IoT)
applications, an appropriate examination of the advanced multiple gate MOFETs
is required for the analog/RF application keeping reliability issue in mind.
Various non-classical device structures like gate stack engineering and halo
doping in the channel are extensively studied for analog/RF applications in
double gate (DG) platform. A unique attempt has been made for detailed
analysis of the state-of-the-art 3-D FinFET on dependency of process variability.
The 3-D architecture is branched as Planar or Trigate or FinFET according to
the aspect ratio (WFin/HFin). The evaluation of zero temperature coefficient
(ZTC) or temperature inflection point (TCP ) is one of the key investigation of
the thesis for optimal device operation and reliability. The sensitivity of
DG-MOSFET and FinFET performances have been addressed towards a wide
range of temperature variations, and the ZTC points are identified for both the
architectures. From the presented outcomes of this work, some ideas have also
been left for the researchers for design of optimum and reliable device
architectures to meet the requirements of high performance (HP) and/or low
standby power (LSTP) applications.
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Chapter 1
Prologue
1
T he explosive growth of mobile phone in our pocket, television at home, desktopcomputer to the space shuttle, cloud computing etc. have changed the life style
of the people. It envisions a world of ubiquitous electronic devices and sensors of new
exciting applications termed as “Internet of Things (IoT)”. The development of the
electronics industry is rapid above the substratum semiconductor device since mid-20th
century. To meet the growing demands of this industry, there evolved the expansion
and diversification in the field of research. The fabrication of various functionalities on a
single semiconductor surface known as integrated circuits (ICs) or “chips” is so to say the
beginning of the electronics era. Everywhere chips perform their operations satisfactorily.
Each of these chips are quite diverse, designed to different specifications to perform
various operations under several operating conditions. The fundamental technology used
in chips is the CMOS (complementary metal-oxide semiconductor) technology.
The workhorse of CMOS technology is the MOSFET (metal-oxide-semiconductor
field-effect transistor). These transistors are the most important element for high-density
ICs such as microprocessors and semiconductor memories. The concepts of Field Effect
semiconductor device was proposed and patented by Julius Edgar Lilienfeld in 1926 and
by Oskar Heil in 1934 [1], and practically verified at Bell Laboratory in 1947. William
Shockley, John Bardeen and Walter Brattain invented the first point-contact transistor
on December 16, 1947 [2]. Robert Noyce [3], co-founder of Fairchild and Jack Kilby [4],
electrical engineer of Texas Instruments invented the integrated circuit aka the microchip
in between 1958 to 1959. That is made up of Electronic components such as transistors
and resistors imprinted onto a tiny chip of a semiconducting material, such as silicon or
germanium. Fig. 1.1 gives an idea of the developing technology since last 50 years. With
the ongoing race of invention the first MOSFET was reported by Kahng and Atalla in
1960 [5].
(a) (b)
Figure 1.1: (a) 1st Integrated Circuit “aka” (b) Morden IC
In 1965, Gordon E. Moore, co-founder of the Intel Corporation observed and
predicted that “The number of transistors incorporated in a chip will approximately
double in every 24 months.” [6]. The reduction in transistor size and packing density
continued according to Moore’s prediction for which we enjoy the present innovations
of electronics.
The art of making small or reduction in scale (Scaling) has been a constant
challenge to improve the performance and complexity of the device. With the
continuous innovations in the fabrication process, the semiconductor foundries (like
Intel, ST Microelectronics, Global Foundries, SMIC, CEA-Leti etc.) entered from bulk
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to Micro and proceed to Nanoelectronics.
The breakthroughs in semiconductor processing have allowed “Moore’s Law” to hold
its position today with modern IC chips containing more than a billion transistors. The
International Technology Roadmap for Semiconductors [7] is the 15-year assessment
of the semiconductor industry’s future technological requirements. These features have
created opportunities for the researches in academia or in R&Ds to come up with strategic
plan for fulfilling the requirements of future needs. The Executive Summary of the ITRS
provides a taxonomy of scaling in the traditional, “ More Moore” sense. The proposed
taxonomy are as follows:
Functional diversification of “More-than-Moore (MtM)” approach typically allows
for the non-digital functionalities (e.g., Analog and RF communication, power control,
passive components, sensors, actuators, etc.) to migrate from the system board-level to
a particular package-level (SiP) or chip-level (SoC) for potential solution. The desire
to integrate more and more functionality into the IC’s results in a never-ending race
of shrinking device dimensions. The benefits of miniaturization are higher packaging
density, higher switching speed, and low power dissipation.
Figure 1.2: Flow chart
for TCAD simulation
Innovations in the history of electronics have been possible
because of the strong association between devices and materials
research. The demand for high performance (HP), low power
(LP), and low standby operating power (LSTP) etc. are the
significant challenges for the engineering of sub 50nm gate length
CMOS devices [8]. To overcome the with various issues, the
ITRS offers two approaches leading to non-classical CMOS:
(1) The development of new materials with better carrier
transport properties.
(2) The novel transistor structures
with improved electrostatics and performance metrics.
As semiconductor design becomes more and more
complicated with devices getting ever smaller optimization
of the device structure has emerged as a hurdle before the
designers. Modeling and simulation have been slated to become
the computing paradigm of the future. As a paradigm, it is a
way of representing problems and thinking about them, as much as a solution method.
That can be possible with the help of technology CAD.
Technology CAD (Computer Aided Design, or TCAD) is a branch of electronic
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design automation that models semiconductor fabrication and semiconductor device
operations. It considers both the physical configuration and related device properties
and builds the links between the physics and electrical behavior models that support
circuit design. TCAD tools used by the engineers in this group help them to
understand and develop process recipes and structures for various devices. TCAD may
even help them to predict their electrical, thermal and optical properties under
different operating conditions without actual fabrication. The semiconductor
companies like Intel-U.S., Samsung-South Korea, Toshiba-Japan,
STMicroelectronics-Europe, Qualcomm-U.S., Sony-Japan etc. are using TCAD tools.
It helps them to build semiconductor devices and simulate electrical, thermal, and
optical characteristics under different bias conditions.
1.1 Motivation of the Work
A close association with technology and integration aspects in view of analog and RF
device performance is essential. The corresponding trade-offs are paramount. The
introduction of multi-gate devices with high-k/metal gate stack represents
“revolutionary” changes in CMOS technology. Therefore, a close insight to analog and
RF device behavior for circuit design issues are addressed.
A primary motivation for using TCAD is to study the feasibility of realizing
concept devices to minimize these physical effects and improve the device performance
by optimizing the device structure with the implementation of equivalent scaling.
1.2 Objective
A significant challenge for microelectronic applications is the reduction of energy
consumption while increasing performances. As pointed out by several researchers,
performance will still improve at least by innovation at the device and system level
with holistic design. The main objectives of this research work are:
• To model new devices for minimization of the SCEs with the application of different
Engineering.
• To analyze the Static (DC) as well as Dynamic (AC) performances of the device.
• To investigate the important figures of merit (FoMs) of nanoscale MOSFETs for
analog and RF circuit applications.
It is harder to control the electrostatic integrity and device variability without
degrading circuit performance at the nanoscale regime. So device engineers have
started transitioning from the conventional MOSFET towards MugFETs. Our primary
objective is focused on a rigorous investigation of various performance measures using
TCAD simulation to claim for the solutions of the limitations cited above along with
some proposals to design novel devices.
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1.3 Organization of the Thesis
This work proposes a flow of systematic investigation of multigate MOSFETs at the
nanoscale. The study of performances at device level with geometrical variation will
essentially assist to the circuit designers. The insight of proposed work is an evaluation of
static and analog/RF performances with various device designing guidelines. This report
positively furnishes benefit for low power and high-performance circuit applications as
an analog/RF gadgets.
The thesis is organized into seven chapters beginning with Prologue of thesis. The
remaining structures of the thesis is as follows: -
Chapter 2: (Device Background, Issues and
Performance Metrics) covers the literature review with
the motivation of the thesis work based on the
investigation of various performance evaluation on
nanoscale MOSFET for circuit application. Mainly the
DG-MOSFET which is in turn known as FinFET (3-D
structure) is considered in the study. Implementation
of various device design engineering are done for the enhancement of performance. The
significance of several performances (Static, Analog and RF, Linearity) are explored at
the device level.
Chapter 3: (Modeling and Simulation of Non-
classical MOSFETs) reviews the present scenario of
SCEs through 2-D analytical modeling of single and
double gate device. The impact of Germanium
concentration in strain, silicon body thickness, metal
gate work function, oxide thickness, channel doping,
+ve and -ve interface trapped charges and gate
dielectric permittivity are studied in view of surface potential and threshold voltage
calculation. Electrostatic performances are examined in rare structural engineering like
dual insulator (DI), graded channel (GC), lateral asymmetric channel (LAC), which
termed as single and double halo (SH and DH), tri-material (TM) in gate metal and
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high-k as gate stack (GS) on DG-MOSFET.
Chapter 4: (A Perspective of
the Nanoscale DG-MOSFET: Performance Appraisal)
introduces Analog/RF figures of merit (FoMs) such
as transconductance, early voltage, transconductance
generation factor (TGF), intrinsic gain, cutoff
frequency, gain bandwidth product for DG-MOSFET.
The single oxide layer and the double oxide layer or
gate stack (interfacial oxide + high-k layer) are examined for optimization in view of
analog/RF performance measure. The impact of channel length, metal gate work
function, and miscellaneous device designs are worked out for GS-DG-MOSFET with
an extension towards linearity analysis.
Chapter 5: (Role of Fin Aspect Ratio in sub-
20 nm SOI-FinFET) investigates a 3-D SOI-FinFET
meticulously at sub-20 nm. The impact of Fin height
and width on major performance metrics are exercised
for the device. Eventually, circuit designers are still
looking at PPA (Power, Performance and Area) trade
off. The device is categorized through the aspect ratio
(AR = WFin/HFin) as FinFET or Trigate or Planar MOSFET.
Chapter 6: (Temperature Dependence Inflection
Point in Ultra-Thin Si directly on Insulator (SDOI)
MOSFETs) discusses performances at a wide range of
temperatures. For the desire of consumers in a variety
of applications and the use the nanoscale transistors, it
is important to analyze the dependency performances
with respect to temperature. It is essential for digital
and analog/RF circuit designers to bias the transistor
correctly which show little or no variation with respect
to temperature. So the inflection point which is typically known as temperature
compensation point (TCP ) or zero temperature coefficient (ZTC) is investigated for
first time for nanoscale MOSFETs in view of static and analog/RF performance.
Chapter 7: (Conclusion and Future Work) summarizes the presented work in the
thesis, and suggestions for areas that need more investigation. Prospectives are provided
related to this work and more generally.
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Chapter 2
Device Background, Issues and
Performance Metrics
This chapter presents the reason behind the search of the non-classical
MOSFETs and it’s investigation towards device level performance
measure. The role of Electronics in the Era of Nanotechnology is with
the development of new technology nodes for various applications. The
growth of different flavors of SOI and the MugFETs give the solution
for the issues generated at the nanoscale device level.
The significance of the major performances of the semiconductor
devices, which provide great importance to the circuit designers are
enumerated. This chapter deals with several device design proposals
that will put forward for improvement in performances through the
virtual fabrication platform that is employed in the rest of the work.
7
2.1 Nanoelectronics in Nanotechnology
2.1 Nanoelectronics in Nanotechnology
N anotechnology refers to a revolution in science and technology, which coversthe designed model with at least one characteristic dimension measured in
nanometers (in the range of about 10−9 m to 10−7 m (1 to 100 nm)). According to
National Nanotechnology Initiative (NNI), Nanotechnology is the ability to understand,
control and manipulate matter at the level of < 100 nm, in order to create materials,
devices and systems with fundamentally new properties, functions and performance
because of their small structure. The NNI is a United States federal government
program for the science, engineering and technology research and development for
nanoscale projects [9].
The transcript of Dr. Richard P. Feynman (Father of Nanotechnology) talk to the
annual meeting of the American Physical Society at Caltech on December 29, 1959 is
that “There’s Plenty of Room at the Bottom”: An Invitation to Enter a New Field
of Physics [10]. Dr. Feynman started with a question “Why cannot we write the entire
24 volumes of the Encyclopedia Britannica on the head of a pin? ”. He could foresee the
ultimate consequences of writing small and reading fast: which led to the creation of
Internet. Internet browsing is not only the micro presentation of information but also
the ability to browse through this information at very high speed. “Tyranny of large
systems” which arises from the fact of scaling [9], where he speculated on the possibility
and potentiality of nano-sized materials. His envision to etch lines that were a few
atoms wide with beams of electrons, effectively predicting the existence of electron-beam
lithography, which is used today to make silicon chips [11].
Nanoelectronics is a Nanotechnology applied in the context of electronic devices,
circuits, and systems. There are several perspectives on the concept of Nanoelectronics
as per the technology domains described in Fig. 2.1.
Figure 2.1: Technology Domain
• First is the nanoscale dimensions of Nanoelectronics components. This scaling
feature can be described as the “More Moore” domain of development.
• Secondly Nanotechnology is diverse allowing the integration of purely electronic
devices with mechanical devices, bio-devices, chemical devices, etc. Also, digital
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systems can be combined with analog/RF circuits. This technology fusion can be
described as the “ More than Moore” domain of development [12,13].
• Thirdly the traditional scaling has reached the limits of standard CMOS
technology, so calling for fundamentally new nanoscale electronic devices. This
development of Nanoelectronic components can be denoted the “Beyond
CMOS” domain of development.
Among the great variety of transistor types, the two most important types are the
bipolar junction transistor, BJT, and field effect transistors, FET. The most widely
used transistor type today is the MOSFETs. As the transistors are the most important
element of ICs, the MOSFETs prove its fundamental advantage over other semiconductor
devices. MOSFET is one of the best option for ICs beacuse of its following properties:
• High switching speed.
• Majority carrier devices.
• Better Amplifier efficiency.
• Higher packaging density.
• High linearity.
The schematic structure of primary MOSFET and the symbol are shown in Fig. 2.2.
It is the essential component of high frequency and switching applications across the
electronics industry.
(a) (b)
Figure 2.2: (a) Schematic structure (b) Symbol of Basic MOSFET
The IC processing techniques have led to the continuous reduction in both
horizontal and vertical dimensions of the devices. To achieve low power, high
performance and density, the devices have grown exponentially with the shrink of
technological dimensions and fabrication cost of MOSFETs in scale of integration
technology as reported by Taur et al. and Wong et al. [14, 15]. The miniaturization of
Si-based bulk MOSFETs face many problems such as short channel effects (SCEs)
induced loss of control on electrostatic integrity, high body doping induced high V th
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variation, and band-to-band tunneling induced high substrate leakage, etc. To
overcome the aforesaid shortcomings, novel Non-classical MOSFETs have been
intensively investigated which has led to the innovation of Strained Semiconductor,
Silicon on Insulator (SOI), Ultra thin BOX (UTB) SOI, Schottky source/drain,
multiple-gate MOSFETs (number of channels >2, side wall, planar and vertical
conduction, tied and independent gates) and high mobility III − V material based
MOSFETs. The need for more performance and integration has accelerated the scaling
trends in almost every device parameter, such as lithography, channel length, thickness
of gate dielectric, body, substrate, varied doping level, supply voltage, device leakage,
etc. which have approached their fundamental limits. Alternatives to the existing
material and structures may need to be identified in order to continue further growth
and fulfill the requirement.
2.2 Technology Node
The co-inventor of the FinFET, Chenming Hu has said “Nobody knows anymore what
16nm or 14nm means”. The term “node” is the mile marker of Moore’s Law. Each node
marks a new generation of chip-manufacturing technology. The progression of node
names over the years reflects the steady progress that both logic and memory chips have
made: Smaller the number, small is the transistor that increase in packaging density,
producing chips that are less costly on a per-transistor basis.
But the relationship between node names and chip dimensions is far from reality.
Nowadays, a particular node name does not reflect the size of any specific chip feature,
as it once did. Moore’s Law, when reflected through the steady march of node names,
might seem easy and inexorable. Technology Node is the minimum metal line width. In
a new node, all features of the circuit reduce by 70% of the previous node. This practice
of periodic size reduction is called Scaling. The term “Technology Node” is very often
used by ITRS projected data. The ITRS demands are classified as discussed below.
2.2.1 Low Power (LP)
The power consumption has become an important aspect of nanodevice applications in
the advent of the mobile era. Among the many key features for future applications
like low power consumption, high speed, and high density are all equally significant but
one/two become dominantly important depending on applications [16,17].
Low-power circuit design is a three-dimensional problem involving area, performance
and power trade-offs [18–21]. The need for low-power synthesis is driven by battery life
and efficiency, device reliability and demand for portable systems. In low-power design,
the reduction of peak power, peak power differential, cycle difference power, average
power and energy are essential [22]. These forms of power dissipation affects different
attributes of a CMOS circuit and needs to be optimized for meaningful low-power design.
Various interrelated terms of the power dissipation profile are total energy consumption,
static and dynamic power dissipation, delay, power delay product (PDP), energy delay
product (EDP) etc. [22,23], which are carefully investigated in this work.
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2.2.2 High Performance (HP)
The devices having high Vth have less leakage and greater delay, whereas low Vth devices
have less delay and high leakage. The threshold voltage dictates the transistor switching
speed, i.e. less the threshold voltage higher the switching speed of transistor for an
active state. It is required to design the device for HP application in such a manner that
provides low Vth, which consequently give high drive current [24–26].
2.2.3 Low Standby Power (LSTP)
Due to supply voltage (VDD) scaling, the power consumption remains under control.
Hence, the transistor threshold voltage (Vth) has to be commensurately scaled to
maintain a high drive current and to achieve performance improvement. However, the
threshold voltage scaling results in the substantial increase of the subthreshold leakage
current [19,27]. As per Hu the issue - “OFF” is not Totally “OFF” [28]. In a typical
example– Suppose Ioff is 100 nA per transistor and a cell phone with 100 million
transistor would consume 10 A even in standby. Then the battery will drain in a
minute without receiving and transmitting any call. So for low standby operating
power, the desirable device need to be of high Vth.
2.3 Issues of miniaturization of Device
This section enumerates some of these challenges given due to conventional scaling of
MOSFET towards nanoscale -
• High electric fields: causes “avalanche breakdown”, in turn current surges and
progressive damage to nanodevices. This effect is assignable to applied bias voltage
in nanoelectronic devices.
• Heat dissipation: causes malfunction of transistors (and other switching devices)
in high-density circuits. This is because of the limited thermodynamic efficiency
of nanodevices, which limits their density in circuits.
• Vanishing bulk properties: and non-uniformity of doped semiconductors on small
scales. This can only be overcome either by not doping at all (accumulating
electrons purely using gates, as in a GaAs heterostructure) or by making the
dopant atoms to form a regular array. Molecular Nanoelectronics is one path to
the latter option.
• Shrinkage of depletion regions: until they are too thin to prevent quantum
mechanical tunneling of electrons from source to drain when the device is
supposed to be turned off. The function of nanoelectronic devices is not similarly
impaired, because it depends on such tunneling of electrons through barriers.
• Shrinkage and unevenness of the thin oxide layer beneath the gate that prevents
electrons from leaking out of the gate to the drain. This leakage through thin spots
in the oxide also involves electron tunneling.
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To understand the direction for future technology of semiconductor device, the key
technologies and design issues including critical technical barriers and corresponding
solutions will be reviewed in terms of density (scalability), performance, and power
consumption.
With the idea of the projection of ITRS, to continue the Moore’s law, desire and
development of applications in nanoscale, the generation of critical issues; the study
enters towards the research and development of non-classical CMOS Technology.
2.4 Non-classical CMOS Technology
Young [29] in 1989 has clearly documented the major issues SCEs, which are commonly
faced by MOSFETs at nanoscale regime. The improvement in performance and
reduction of cost can be achieved through geometrical scaling of the transistor in each
next technology node, as reported by the research group of Chang et al. [30] in 2003.
Hence people are searching for new technologies /methodologies. The on going new
research gives rise to two paths. One is the introduction of new materials into the
classical single gate MOSFETs that is strain [31], and III-V material in the channel
which improves the carrier mobility and drive current. Second is the development of
non-classical Multigate MOSFETs (Mug-FETs) which is a very good concept for
further scaling of the device dimensions as per review of Chaudhry et al. [32]. Kumar
et al. [33] had shown the effect of strain/Ge mole fraction on the threshold voltage for a
single gate MOSFET. They have discussed the variations of threshold voltage
according to mole fraction, gate length, S/D junction depth, substrate (body) doping,
strained silicon thin film thickness and gate work function. The research group of
Dunga et al. [34] have presented different approaches/technologies under single gate
MOSFETs and the advantages of Multigate MOSFETs. The occurrence of an increase
in mobility because of implementation of strain in channel demonstrated by them.
Besides, the advantage of taking two different materials under strain technology in
single and double gate MOSFET has been discussed by Jin et al. [35, 36]. Hence an
initial observation, several nanoscale device cases with strain engineering are considered
under study, for analysis of electrostatic and short channel parameters.
Si-based non-classical MOSFETs mainly point to all kinds of multiple-gate
MOSFETs (MugFETs), which have been proposed by Colinge in 2004 to scale down
CMOS technology more aggressively, because of its better control of short-channel
effects (SCEs) [37]. MugFETs are classified as double-gate (DG) MOSFETs,
surrounding-gate (SG) MOSFETs, quadruple-gate (QG) MOSFETs, triple-gate (TG)
MOSFETs, cylindrical gate MOSFETs, and so on. Besides the benefits of electrostatic
integrity, MugFETs also have some other potential promises.
Another category of non-classical MOSFETs is based on new materials such as III-V
group and Germanium (Ge), which are used as other channel materials instead of Si.
III-V materials and Ge have been used in transistors, such as SiGe BJTs, heterojunction
bipolar transistors (HBTs), and high electron mobility transistors (HEMTs). However,
primarily because of the bad quality of dielectric/semiconductor interface, they were not
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considered as good candidates for CMOS used in logic circuits [38].
2.4.1 Various Flavors of SOI Platform and it’s Advantages
Silicon-on-insulator (SOI) technology features a low capacitance, which enables high-
speed operation. The supply voltage can be lowered to cut power consumption while
adequate speed is provided. It includes good radiation hardness, the ability to withstand
high temperatures; enables the fabrication of micro-electro-mechanical systems (MEMS)
for control systems and the ability to handle high voltages. SOI has moved into the
mainstream, where it provides important enabling enhancements in circuit performance
[39].
(a)
(b)
Figure 2.3: Schematic Structures of (a) Bulk-Si and SOI substrates (b) PD and FD SOI
Fig. 2.3 compares the structures of bulk-Si and SOI substrates. The key feature of
the SOI structure is the layer of silicon dioxide just below the surface. It is called the
buried oxide (BOX) and is made by the oxidation of Si or oxygen implantation into Si,
as described later. Regarding the thin Si film on the BOX, if it is single crystal, the
MOSFETs made in it are called SOI devices; but if it is polycrystalline, then they are
called thin-film transistors (TFT), which is a different category of devices. This film is
called the top Si layer, the SOI layer, or just the Si film. The Si substrate beneath the
BOX is called Si substrate or supporting substrate or handle wafer, or base wafer. The
terms “Si body” and “SOI body” refer to the part of the SOI layer that constitutes the
body of a MOSFET.
Devices fabricated on SOI substrates offer superior characteristics over bulk MOS
devices documented by Cristoloveanu and Hu in 2001 [40, 41]. Compared to bulk Si,
SOI CMOS can run at 20% to 50% higher switching speeds or with a 2 to 3 times
lower power consumption for the same speed. Advantages of SOI platform are reduced
junction capacitance, increased channel mobility, suppressed short channel effect and
reduced second order effects [42]. In 2004, Colinge revealed that the SOI technology
furthermore has the flexibility to enable the fabrication of radiation-hardened non-planar
(3-D) integrated circuits [37,43]. The advantages of SOI over bulk are heightened when
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the devices are fabricated in thin films. The improvements with thin films leads to
increased subthreshold slope, elimination of the kink effect, increased saturation current
and transconductance and reduction in hot electron effect. A two-dimensional model for
potential distribution and threshold voltage for fully depleted single gate SOI MOSFET
has been developed by Aggarwal et al. in 1994-95 [44,45].
Among various SOI MOSFETs, ultra-thin body (UTB) and Multi-gate (MugFET’s,
Double Gate, Tripple Gate, FinFET’s, etc.) represent a promising alternative
architecture for future nano-CMOS technology generations. This is due to their
superior immunity to short channel effects, lower leakage current and higher drive
current as reported in 2002 by Park et al. [46].
Figure 2.4: Various SOI devices: From Bulk to FinFET
2.4.2 Transport Enhancement through Strain
Strain (lattice-mismatched heterostructure) proposed to enhance mobility and has been
studied extensively over past few decades [47–50]. The strain was first proposed in
1950s and since then strain engineering has been one of the most crucial technological
innovations. Strain Engineering in semiconductors has been introduced to push the
limits of electronic device performance. In 1992, the strained silicon was first used as
the MOSFET channel and 70% improvement in mobility as compared to the
unstrained counterpart as observed by Welser et al. [51, 52]. Enhancement in mobility
will further increases the drain current.The strain in crystalline solid is due to the
relative displacement of atoms in the lattice. The strain creates proportional distortion
in key material properties of semiconductors including reduced energy gap and effective
mass of an electron, consequently enhance the mobility. Hence, the creation of strain in
the region of the transistor in which mobility of electrons has an effect determining its
performance will result in the faster switching transistor [53, 54]. Common methods to
generate strain includes strain-graded buffer layers, which creates uniaxial, and biaxial
strains. The two can provide dislocation-free materials. The mobility degradation and
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the high defect levels associated with current Silicon-Germanium (SiGe) are based on
biaxially strained silicon or strained Silicon on Insulator (s-SOI) as published by
Paskiewicz et al. [55]. Several chip manufacturers including Intel and Texas
Instruments, have successfully demonstrated the significant benefits of uniaxial strain
at the transistor level. Intel pioneered the use of uniaxial strain-enhanced transistor
technology and is already using it in its 90 nm process.
2.4.3 Double Gate (DG) MOSFET
Double-gate (DG) SOI MOSFETs have two symmetrical interconnected gates. Three
possible orientations of a double-gate MOSFET can be planar, vertical, or mixed-mode
(vertical film with side gates and horizontal transport) as reported by Taur et al. [14]
which is shown in Fig. 2.5. The fabrication of such devices has been achieved with the
delta process, [56] epitaxial lateral overgrowth, [57] wafer bonding, [58, 59] Fin process,
[60] and tunnel epitaxy, [61].
(a) (b) (c)
Figure 2.5: Schematic Structures of DG-MOSFET with different layout(a) planar (b)
vertical (c) mixed-mode
The DG concept was initially demonstrated back in 1987 by Balestra et al. [62] on
conventional SOI MOSFETs with simultaneously biasing the front and back gates of a
FD transistor. The Si film is of DG-MOSFET have to be thicker than the sum of the
depletion regions induced by the two gates, no interaction is produced between the two
inversion layers, and the operation of this device is similar to that of two conventional
MOSFETs connected in parallel. However, if the Si thickness is sufficiently reduced, the
whole silicon film is depleted and an important degree of interaction takes place between
the two potential wells. In such conditions, the inversion layer is formed not only at
the top and bottom of the silicon slab (i.e., near the two silicon-oxide interfaces), but
throughout the entire silicon film thickness. The device is then said to operate in volume
inversion, i.e., the carriers are no longer confined to one interface but are distributed
throughout the entire silicon volume. The formation of the front and back inversion
channels are caused by continuity and volume inversion (VI) in thin SOI films. The
minority carriers flow in the middle of the film and experience less surface scattering;
hence the mobility, transconductance, drive current, and 1/f noise are improved. The
two gates exert ideal control on the potential and inversion charge, so that SCEs (charge
sharing, DIBL, fringing field, and punch through) are highly reduced. This is because the
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intrinsic length λDG is much lower in DG MOSFETs, as compared to single gate (SG)
transistors. They are now considered as the final metamorphosis of the MOS transistor
as reported by Frank et al. in 1992 [63]. Several authors have claimed that volume
inversion presents a significant number of advantages, such as:
• an enhancement of the number of minority carriers;
• an increase in carrier mobility and velocity due to reduced influence of the
scattering associated with oxide and interface charges and surface roughness;
• as a consequence of the latter, an increase in drain current (ID), and
transconductance (gm);
• a decrease in low-frequency noise;
• a great reduction in hot carrier effects (HCEs);
• a steep subthreshold slope (SS) [64, 65].
In addition, like other dual gated devices, DG-MOSFETs are claimed to be more
immune to short channel effects (SCEs) than bulk silicon MOSFETs and even than
single-gate fully depleted SOI MOSFETs [66]. Wind et al. have circulated in 1996 the
fact that the two gate electrodes jointly control the carriers, thus screening the drain field
away from the channel [67]. And Wong et al. added in 1998 that this characteristic would
permit a much greater scaling down of these devices than ever imagined for conventional
MOSFETs [61].
Along with the growth DG MOSFETs, it also suffer from considerable short
channel effects in the sub 100 nm regime. A new device structure triple metal (TM)
DG MOSFET is developed to improve the device immunity against the short channel
effects and therefore improve the device reliability in high performance circuit
applications as reported by the research group of Razavi et al. in 2008 and Tiwari et
al. in 2010 [68, 69]. This new structure gives an improving SCEs such as drain induced
barrier lowering (DIBL), hot carrier effects (HCEs) and reducing channel length
modulation (CLM). It also improves the drive current (Ion), sub threshold slope (SS),
leakage current (Ioff ) and transconductance (gm). Three laterally contacted materials
with different work functions have been taken for gate electrode of the device. Material
work functions will be selected in such a way that work function near the source will be
highest and near the drain will be lowest for n-channel MOSFET. As a result, the
electric field and electron velocity along the channel suddenly increase near the
interface of the two gate materials, resulting in increased gate transport efficiency. The
low work function near the drain side reduces the peak electric field at the drain side
and reduces the hot carrier effect when compared to single material gate structure as
per study of Goel et al. and Chen et al. in 2009 [70, 71]. A large number of alternative
dielectric materials such as Si3N4, HfO2, T iO2, La2O3, LaAlO3 and SrT iO3 with high
dielectric constants are developed for gate stack engineering (i.e one thick layer of
high-k dielectric is taken over one thin layer of low-k dielectric). Although the full
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potential of emergent phenomena has not yet been realized for oxides grown on silicon,
the marriage between conventional semiconductors and oxides clearly promises to
combine semiconductor electronics with correlated electronic systems. While we are
taking the high dielectric materials over the SiO2 layer, the effective oxide thickness
(EOT ) is given by:
Equivalent high-k=Tk(kSiO2/khigh−k)
EOT= Equivalent SiO2 + Equivalent high-k
Where, Tk is the physical thickness of the high-k material and kSiO2 , and khigh−k are
permittivity of SiO2 and high-k material respectively. From the above relation, films
with high-k value are thicker than SiO2 film and still have the same control over the
MOSFET.
It has already been verified by device simulation that the use of high-k gate dielectrics
directly on silicon wafer would degrade the short channel performance. This degradation
is mainly caused by the fringing fields either from the gate to the source/drain regions
or from the source/drain to the channel region, which weakens the gate control [72, 73].
But these issues to some extent can be taken care of by gate stack (GS) configurations
i.e. high-k dielectrics over silicon dioxide layer [74]. A thick layer of dielectric material
over a thin SiO2 layer keeping EOT constant significantly reduces the gate tunneling
current.
Current research creates a platform for the study of analog and RF performance for
the nanoscale devices. It is known from various research groups like Colinge in 1998,
Razavi in 1999, Kilchytska et al. in 2003, Mohankumar et al. in 2010, Sarkar et al.
in 2012 and Sharma et al. in 2012 that for analog and RF circuits, intrinsic gain,
cut off frequency, linearity and noise figure constitute the performance criteria [75–80].
Extensive simulations have been carried out to study various important electrostatic and
dynamic parameters of MugFETs with HKMG technology.
The SCEs [81] tend to degrade analog figures of merit (FoMs) such as
transconductance (gm), early voltage (VEA), gm/ID ratio which is the
transconductance generation factor (TGF ) and the intrinsic dc gain (gm/gd).
Moreover, VEA and TGF which are the key analog FoMs of a technology, show the
efficiency of the devices to convert DC power into AC frequency and the gain
performance. To resolve this issue, the role of asymmetric channel doping like single
halo (SH) and double halo (DH) on various performance metrics has been reported in
2004 by Kranti et al., Reddy et al. and in 2007 by Li et al., Chakraborty et al. [82–85].
In continuation to their work, a systematical study has been done to analyze the gate
and channel engineering on various performance metrics.
The development of non-classical Multigate MOSFETs (Mug-FETs) which is a very
good candidate at nanoscale dimensions as documented by Colinge [86]. However, the
Integrated Device Manufacturer (IDM), foundries and Electronic Design Automation
(EDA) companies give more investments and emphasis on most promising 3-D FinFET
technology. The FinFET technology is becoming more widespread as feature sizes
within integrated circuits fall and there is a growing need to provide much higher levels
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of integration with less power consumption within integrated circuits. FinFETs are not
available as discrete devices. So, it is essential to simulate the Fin based devices for
studying the performance variation in view of analog and RF circuit application. In
continuation of our previous study on DG-MOSFET (2-D perspective of FinFET), an
extended attempt has been made to present a deep analysis of process variability
dependency on various performance metrics of 3D FinFET.
2.5 Device Performance metrics
The importance of performance analysis at device level is studied minutely. From the
above literature study, the investigation move towards the SCEs by using non classical
MOSFET structures such as ultra thin SOI, DG-MOSFET and FinFETs. Adjustment
of threshold-voltage of the device for HP application is a challenging requirement, which
is achieved by tunning the metal gate work function. The highest possible gate overdrive
at a given Ioff and reducing the parasitic capacitances are another challenge. Non-
planar structures, such as DG-MOSFET and FinFETs, with various device engineering to
optimize the device structure in view of better performance metric using 3-D simulations
are needed.
2.5.1 Static Performances
Drain induced barrier lowering (DIBL) and sub-threshold swing (SS) are important
short channel parameters, and is essential to analyze these parameters in nanoscale
device design. In a short-channel device, the source-drain potential have a strong effect
on the band bending over a significant portion of the device. Therefore, the threshold
voltage, and consequently the sub-threshold current of short-channel devices, are varied
with the drain bias. This effect is referred to as DIBL and can be calculated as Eq. 2.1.
DIBL occurs when the depletion regions of the drain and the source interact with each
other near the channel surface to lower the source potential barrier.
(a) (b)
Figure 2.6: (a) Demostration of Subthreshold Slope (SS), Leakage Current (Ioff ), On
Current (Ion), and Threshold Voltage (Vth) in ID − VGS characteristics (b) DIBL
DIBL =
∆Vth
∆VDS
=
Vth1 − Vth2
VDS2 − VDS1 (2.1)
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The CMOS standby power is affected by the subthreshold current. MOSFETs
designed for low power consumption and high-speed nanoscale digital applications are
mainly operated in the subthreshold regime. The subthreshold current has a major
influence on the dynamic circuits. Hence, a steep subthreshold slope (SS) is required
for switching operation. This parameter is mathematically represented as Eq. 2.2 [87].
SS =
[
∂log10 (ID)
∂VGS
]−1
(2.2)
Switching Performance
Essential components to achieve high-performance levels in the amplifier are the
minimization of power loss, time delay and voltage supply to as much as possible.
Therefore, a ideal device needs low voltage drop, fast on and off switching times and
low parasitic inductance. Amplifier efficiency is related to MOSFET by total power
losses. These power losses of MOSFET are the resultant of conduction loss, losses due
to switching and Gate charge. MOSFET conduction loss is directly related to Ro
(Output-Resistance) parameter. Conduction loss can be calculated as follows:
PCONDUCTION = (ID)2×Ro = ID × VDD
Ro is temperature-dependent that increases with increase in junction temperature.
Proper care must be taken during the thermal design to avoid thermal runaway effect.
These conduction loss is inversely proportional to the size of the MOSFET; the larger
the switching transistor, the lower its Ro and, therefore, its conduction loss. Therefore,
lower Ro results in lower MOSFET conduction loss and consequently gets better amplifier
efficiency. This is illustrated as below.
Lower Ro =⇒ Lower PCONDUCTION =⇒ Better efficiency
For ultralow-power systems, the VDD must be lowered without diminution of the
operating speed. It can be achieved by reducing the threshold voltage of the MOSFETs.
The power dissipation is mainly of two types (i) dynamic power dissipation involved in
total capacitance and (ii) static power dissipation is due to the subthreshold leakage
current. The relationship between the two is shown in Fig. 2.7. Low-Vth transistors
with a small leakage current are useful for making suitable low-voltage analog switches.
At higher supply voltages, the dynamic power dissipation is dominant, and the total
Figure 2.7: Power Dissipation versus Supply Voltage
.
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power decreases in proportion to the square of the supply voltage. But, when the supply
voltage drops below a certain point, the threshold voltage of the MOSFETs must be
minimized. It causes the static power dissipation due to the leakage current to increase
exponentially; so, the total power dissipation also increases. Hence, the suppression of
the leakage current is the main issue in the nanoscale device.
Intrinsic Delay
When new device structures are explored, we rely on International Technology Roadmap
for Semiconductors (ITRS) projections and aim to meet the required Ion for the specified
supply voltage, Ioff , electrostatic integrity, and parasitic components [7]. The projected
drive current in ITRS is to fulfill the requirement of the intrinsic transistor delay based
on the CV/I metric, which is an optimistic figure of merit for the performance.
The transistor delay is simply approximated by CtotVDD/ID, where VDD is the supply
voltage and ID is the drain current at VGS = VDS = VDD. Here Ctot represents the
total capacitance of the MOSFET. Increasing of the capacitance is a viable approach to
increase the drive current and, thereby, decrease the transistor delay. The higher drive
current gives high voltage drop across the source series resistance. In other words, the
effective velocity is the main lever for reducing the delay.
2.5.2 Analog & RF Performance
The analog and RF circuits with a CMOS technology suffers from many challenges.
Moreover, the technology is optimized for digital design, and the devices are
characterized by the current drive and gate delay. For System on Chip (SoC) and
System in Package (SiP) applications, optimization of the devices become more
challenging [7, 12, 13]. Here SiP refers to a semiconductor device that incorporates
multiple readily available chips into a single package while SoC refers to a device that
includes a system of differently functioning circuit blocks on a single silicon chip. So it
is required to enhance the performance for digital and analog/RF circuit
applications [76–80, 88–90]. Major semiconductor companies such as IBM, RFMD,
Honeywell, OKI, etc., have already produced several products for the
telecommunication market based on SOI RF technologies.
More electrical systems are being integrated on chips with the development of
technology. As the need for analog, interfaces is increasing along with advances in
networking, so the importance of analog and RF performance is being felt as essential.
Analog Performance
Most analog circuits employ a combination of three basic analog functions [91]:
• Conversion from gate voltage to drain current (V -to-I). The coefficient is the
transconductance (gm).
• Conversion from the drain current to drain voltage (I-to-V ). The coefficient is the
drain resistance (rd).
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• Conversion from gate-to-source voltage to drain-to-source conductance (V -to-G).
The coefficient is the on-conductance (Gon).
The ratio of transconductance to drain current (TGF = gm/ID) is a very important
figures of merit (FoMs) as far as analog circuits concerned. Transconductance Generation
Factor (TGF ) demonstrates the efficient use of the current to achieve a desired value
of transconductance. The high value of TGF is advantageous to realize analog circuits
that are operating at low supply voltages. The mathematical relation among DC gain,
TGF and early voltage (VEA = ID/gd) can be expressed as Eq. 2.3.
∆Vout
∆Vin
=
∆ID
gd
.
1
∆Vin
=
gm
gd
=
gm
ID
.VEA (2.3)
where gd is the output drain conductance and VEA is the early voltage [92]. This
equation tells larger is the gm/ID ratio better is the analog device. On the other hand,
there are two types of gm/ID ratio as given in Eq. 2.4, 2.5 [75,93]-
For weak inversion:
gm
ID
=
∂ID
ID.∂VG
=
ln (10)
S
=
q
nkT
(2.4)
Strong inversion:
gm
ID
=
√
2µCoxW/L
ηID
(2.5)
The factor η, which is related to the body coefficient, is a measure of the coupling between
the gate voltage and the surface potential. It is also known as process parameter.
The SCEs [81] tend to degrade analog FoMs such as transconductance (gm), early
voltage (VEA), gm/ID ratio or transconductance generation factor (TGF ) and the
intrinsic dc gain (gm/gd). Moreover, VEA and TGF are the key analog FoMs and show
the efficiency of the devices to convert DC power into AC frequency and the gain
performance. In view of this, a systematic estimation of analog and RF performance
measure are presented in this work with different engineering approaches for better
results.
RF Performance
The three primary RF characteristics are:
• Cut-off frequency (fT ), which is the frequency at which the current gain is equal
to unity;
• Maximum oscillation frequency (fmax), which is the frequency at which the power
gain is equal to unity; and
• Minimum noise figure (NFmin), which is given by Fukui’s approximation with K
as a fitting factor [94].
The formulae for these parameters are:
fT =
gm
2pi(Cgs+Cgd)
fmax =
fT
2
√
(Rg+Ri)(gd+2pi.fT .Cgd)
NFmin = 1 +K.
f
fT
.
√
gm (Rg +Rs)
(2.6)
Investigation on Performance Metrics of Nanoscale Multigate MOSFETs towards RF and IC Applications 21
2.5 Device Performance metrics
where gm: Transconductance, Cgs: Gate-source capacitance, Cgd: Gate-drain
capacitance, Rg: Gate resistance, Ri: Real part of the input impedance due to
non-quasi-static effects, Rs: Source resistance, gd: Drain conductance.
The downscaling of CMOS devices has resulted in significant improvements in the
RF performance of bulk and SOI MOSFETs [95–97]. It is evident from Eq. 2.6 that
increase in fT is possible by reduction in the gate length, fmax depends strongly not
only on gm and gd, but also on parasitic components. Research are now under way to
investigate and optimize the device structures to improve the RF FoMs.
2.5.3 Linearity Performance
Most of the useful output power is wasted, if the MOSFET shows non-linear behavior.
Moreover, the second order and third order transconductance terms i.e. gm2 and gm3
are especially major concern for RF systems. Higher orders of gm are crucial for
linearity analysis of the circuit. These are much more important for applications like
mobile communications where mobile receivers are extensively analyzed and designed
for high linearity. There are numerous closely existed bands, nearby unwanted bands
also get processed with desired ones only because of higher order gm. The higher order
transconductance terms should be minimal for high linearity to make the circuit work
in the real time environment. Further some important linearity FoMs like V IP2 (2nd
order voltage intercept point), V IP3 (3rd order voltage intercept point), IIP3 (3rd
order input intercept point) , and 1 − dB compression point are used to estimate the
distortion characteristics from dc analysis. Here V IP2 represents the input voltage at
which the first and second harmonic voltages are equivalent. Similarly, V IP3 can be
explained as the input voltage where the first and third order harmonic voltages are
same. Where IIP3 serves as the input power at which first and third order harmonic
powers are equal. V IP2, V IP3 and IIP3 should be as high as possible for better
performance [98]. The linearity FOMs are gm1, gm2, gm3, V IP2, V IP3, IIP3 and
1− dB compression point and defined as in Eq. 2.7, 2.8, 2.9, 2.11 respectively [99,100]:
gmn =
∂nIds
∂V ngs
n = 1, 2, 3 (2.7)
V IP2 = 4
gm1
gm2
(2.8)
V IP3 =
√
24
gm1
gm3
(2.9)
IIP3 =
2
3
gm1
gm2RS
Where RS = 50 Ω for most analog and RF applications.
(2.10)
1− dB compression point = 0.22
√
gm1
gm3
(2.11)
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2.6 Enhanced Performance at Device level using various
Engineering
2.6.1 Gate Stack
Reduction in the gate length of the device increases drive currents while it also
necessitates a decrease of the gate oxide thickness (tox) to maintain electrostatic
control of the charges induced in the channel. One of the major limitations in scaling of
CMOS devices is the gate dielectric thickness [30, 101–105]. The conventional silicon
dioxide (SiO2) as gate dielectric has reached the level where the film thickness is only a
few atomic layers thick. At these dimensions or below 1.5 nm, direct tunneling of
carriers dramatically increases the leakage current that consequently increases the
static power and affects the circuit operation [32,106]. The high-k dielectrics have been
introduced by depositing it directly on the silicon wafer or on the silicon dioxide layer
for avoiding the critical problem. While keeping the equivalent oxide thickness (EOT )
constant, high-k dielectrics permit the increase in physical thickness (by a factor of
khigh−k/kSiO2) of the gate oxide to inhibit gate tunneling [107,108].
High-k is used as the non-conventional architecture for improving electron transport
efficiency of the device. In 45 nm technology node and beyond, the high-k dielectrics
(mostly HfO2) are used in gate stacks to achieve a low equivalent oxide thickness (EOT )
with the aim to reduce the gate leakage current, the threshold voltage and supply voltage
[7]. However, one of the key issues is the process induced defect that degrades device
mobility resulting in poor performance and reliability [109–113].
(a) (b)
(c) (d)
Figure 2.8: (a) Schematic view of the high-k/metal gate stack in a gate-first integration
scheme and (b) Cross-section of a gate-first MOSFET manufactured by IBM, (c)
Schematic view of the high-k/metal gate stack in a gate last integration scheme and
(d) Cross-section of a gate last MOSFET manufactured by Intel.
However, the continual gate oxide scaling requires high-k gate dielectrics, for
suppressing the leakage current induced by the thin gate oxide layer. Similarly, the
concept of gate oxide stack (i.e. a thick layer of high-k oxide is sandwiched with a thin
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layer of SiO2) has been proposed by Hu and Wong [106, 114, 115]. The high-k gate
stack also improves SCEs like drain induced barrier lowering (DIBL), hot carrier effects
(HCEs), channel length modulation (CLM) and increases the drive current to leakage
current ratio (Ion/Ioff ) in sub-100 nm DG-MOSFETs as reported by Inani et al. [116].
The introduction of high-k dielectrics in manufacturing has required the concurrent
integration of metal gate technology, because of the observed incompatibility of high-k
dielectrics with conventional poly-Si gate electrodes, resulting in thermodynamic
instability, difficulties in setting the threshold voltage and mobility degradation.
Therefore, the two technologies are usually considered together and are referred to as
high-k/metal gate technology (HKMG), i.e. the gate-first and gate-last integration
schemes [117] Fig. 2.8 is reproduced from Greene et al. [118] and Packan et al. [119].
2.6.2 Gate Metal Work Function Engineering
According to the ITRS High Performance (HP) strategy, metal gate is the efficient high-
performance booster due to its small EOT and may dominate the market. But the
selection of a proper gate metal with appropriate work function (φm) is necessary. The
metal work function, φm is a crucial consideration in the selection of gate materials for
device integration because it directly affects the Vth and the performance of a transistor.
Several high melting point refractory metals e.g., tungsten (W ), titanium (Ti), tantalum
(Ta), molybdenum (Mo), rubidium (Ru) etc. have been investigated [32, 120]. Various
types of metal gate electrodes have been studied as a replacement for poly-Si, such as
Mo, Ta, TaN, T iN etc.. Two separate metals with appropriate work function are needed
to obtain symmetric devices for CMOS, compatibility.
Metal gates are used for the Vth control of UTB devices and show reduced SCEs.
Further, metal gates are more compatible with high-k gate dielectrics than poly-Si gates.
A Large reduction in gate leakage and sub-threshold swing projects the high-k metal gate
technology as a reliable alternative to future nanoscale MOS devices.
2.6.3 Channel Engineering
Figure 2.9: Lateral Asymmetric Channel (LAC) in the device
The doping concentrations of the source and drain side are changed to get the
asymmetric channel in MOSFET. It is otherwise termed as halo doping (single and
double halo ), which provides in transition channel potential due to non-uniformity. It
also creates an impact on the mobility of the carriers in the channel. This channel
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engineering shown in Fig. 2.9 is used to boost the performance of the device in view of
analog/RF FoMs.
2.7 TCAD - Technology Computer Aided Design
Downscaling of MOS devices makes the physical dimensions of the transistors to reach
a point where simple physical models of dopant distribution and device behavior are
not valid any longer. It is necessary to understand the coupling between process
conditions, the static and dynamic behavior of the devices, and the required
performance of the resulting integrated circuit. Thus, as more ambitious devices were
designed and fabricated, it became apparent that computer simulations would play a
crucial role in the development of this new technology. Computer simulations made it
possible to understand the related process and device effects. Furthermore, their
significant advantages compared to the experimental approach are the rapid
turn-around time and the much lower cost.
Computer experiments based on suitable and adjusted models can be carried out
much faster than manufacturing expensive test structures and they enable to find many
properties of the devices in an early stage of the development process of new
technologies. Furthermore, the understanding of the physical processes that occur
during the fabrication and the operation of the devices are depended. Hence, using
predictive simulations, devices can be optimized in an early phase and the
manufacturing processes can be improved not only with respect to the quality of the
resulting devices but also with respect to manufacturing throughput.
TCAD is purely physics-based simulation. TCAD tools model the behavior of
semiconductor devices using fundamental physical models like the current continuity
(drift-diffusion), carrier energy transport (hydrodynamic model), Poisson equations and
quantum mechanical wave equations. TCAD tools typically operate at the device level.
Tools that go beyond simple models and integrate TCAD with SPICE (Simulation
Program with Integrated Circuit Emphasis) models are usually referred to as
“mixed-mode” simulators [121, 122]. The two major components of a TCAD design
process are process simulations and device simulations. Current major suppliers of
TCAD tools include Synopsys, Silvaco, and Crosslight. Nowadays, TCAD simulations
are an paramount activity for the IC industry since it makes it possible to explore
technologies and concepts that do not yet exist in reality. TCAD simulations also
provide information about the inner workings of devices, thus simplifying
improvements on existing technologies are possible. A complete TCAD simulation
involves the following steps:
• Virtual fabrication of the device using a process simulator or a device editor.
• Creation of a mesh suitable for device simulation.
• Device simulation that solves the equations describing the device behavior.
• Post processing, i.e., generation of figures and plots.
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2.7.1 Silvaco (ATLAS)
Atlas is a tool under the TCAD. It enables device technology engineers to simulate
the electrical, optical, and thermal behavior of semiconductor devices. Atlas provides
a physics-based models, easy to use, modular and extensible platform to analyze DC,
AC and time domain responses for all semiconductor based technologies in 2 and 3
dimensions. It accurately characterizes as physics-based devices in 2D or 3D for electrical,
optical, and thermal performance without costly split-lot experiments. It also solves,
yields the process variation problems for optimal combination of speed, power, density,
breakdown, leakage, luminosity, or reliability of semi-conducting devices.
Tonyplot and Extraction of Parameters
TonyPlot is a powerful tool designed to visualize TCAD 1-D and 2-D structures produced
by Silvaco TCAD simulators. Tonyplot provides visualization and graphic features such
as pan, zoom, views, labels and multiple plot support. Tonyplot also provides many
TCAD specific visualization functions such as HP-4154 emulation, 1-D cut lines from
2-D structures, animation of markers to show vector flow, integration of log or 1-D data
files and fully customizable TCAD with distinct colors and styles.
2.7.2 Device Design through Sentaurus
The TCAD process and device simulation tools support a broad range of applications
such as CMOS, power, memory, image sensors, solar cells, and analog/RF devices. In
addition, Synopsys TCAD provides tools for interconnect modeling and extraction,
providing critical parasitic information for optimizing chip performance [123].
Sentaurus Device is an advanced multidimensional device simulator capable of
simulating electrical, thermal, and optical characteristics of silicon-based and
compound semiconductor devices. It is a new-generation device simulator for designing
and optimizing current and future semiconductor devices. It explores new device
concepts for which fabrication processes are not yet defined.
Sentaurus Structure Editor is a 2-D and 3-D device structure editor, and a 3-D process
emulator based on CAD technology. The boundaries and materials should describe the
device structure. This step can be performed in two different ways. The first and
easiest one is to use a device editor. This program is very much like a drawing program;
the structure is created and edited using the mouse or a script. The other approach
involves actual computer simulations of each process step; this procedure is called process
simulation. The generation of a device using a device editor is similar to making a
drawing of the device; several basic geometrical elements are available like rectangles,
cuboid and lines. Each of these geometrical elements is also defined in terms of materials
(aluminum, silicon, oxide, polysilicon, etc.). To perform a device simulation, an accurate
mesh suitable for the device simulation is needed, since it is a finite element method
(FEM), simulation. Extra refinements of the grid are also involved particularly near
interfaces between different materials.
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Chapter 3
Modeling and Simulation of
Non-classical MOSFETs
The Non-classical MOSFETs at sub-100 nm is the best choice for HP
and LP applications. However, serious issues are SCEs, the need to
control Vth, and the steeper SS. Thus, the performance of new device
designs with various engineering must be analyzed in the nanoscale
regime. This attempt will indeed make a significant contribution
towards the application of the miniaturized devices.
This chapter describes a preliminary study of various SOI non-classical
MOSFETs in the nanoscale regime. This case studies are helpful
to understand the issues of Nanodevices and motivate to perform
various performance analysis that is also needful towards the circuit
application, discussed in the rest of the chapters.
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3.1 Single Gate Strained Channel MOSFETs
I n the last 50 years, with advancement in miniaturization of the devices, the sizeof structures in applied physics has shrunk from the centimeter scale in electrical
engineering, through electronics and microelectronics, to less than 100 nm in
nanoelectronics. With the transistor miniaturization, the undesirable SCEs generated,
and need to be minimize. One of the approaches to solve this problem is to provide a
new improved transistor architectures [124].
SOI offers moderate speed or power improvements over bulk technology as IBM,
AMD, and other semiconductor companies are producing devices using SOI technology.
The role for SOI is to provide a novel MOSFET structures whose gate lengths can
be scaled down to 25 nm, where bulk MOSFET scaling is very difficult [41]. Strain
engineering in SOI substrate is very popular for enhancing the carrier mobility. An
analytical modeling study of strained channel MOSFET that discusses the SCEs in view
of surface potential and threshold voltage is given below.
3.1 Single Gate Strained Channel MOSFETs
Figure 3.1: Schematic structure of FD-s-SOI MOSFET
A Fully Depleted-Strained-SOI MOSFET by varying the channel length
(100 nm,60 nm and 30 nm) is considered. The Schematic structures of FD-s-SOI
MOSFET is shown in Fig. 3.1 and device dimensions as given in Table 3.1.
Table 3.1: Description of FD-s-SOI
Attributes Values
Channel Length (Lg) 100 nm, 60 nm, 30 nm
Channel thickness (tsSi) 20 nm
Thickness SiO2 (tox) 2 nm
Channel Doping (NA) 1× 1017 cm−3
S/D Doping (ND) 1× 1020 cm−3
Thickness of BOX (tb) 100 nm
Strain coefficient (x) 0.2
Substrate thickness 100 nm
Gate Work Function 4.8 eV
The primary aim is to analysis a physics based 2-D model for surface potential,
threshold voltage and electric field for a Fully Depleted Strained Silicon on Insulator
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(FD-s-SOI) MOSFET by solving the 2-D Poisson’s equation (details as per appendix-
A 7.1 ). The model specifies the role of the device parameters like strain (equivalent
Ge mole fraction in the relaxed SiGe buffer), gate length scaling, body doping density,
gate metal work function, strained silicon thickness, gate oxide thickness on the surface
potential, electric field and threshold voltage is studied.
3.1.1 Impact of various parameters on Surface Potential
(a) (b) (c)
(d) (e) (f)
Figure 3.2: Surface potential as function of channel lenghth (L) with impact of (a) Ge
concentration x (b)drain to source voltage VDS (c) strain silicon thickness ts−Si (d)
metal gate work-function φM (e) oxide thickness tox (f) channel doping NA. Otherwise
the parameters used are as follows: Vsub = 0 V,NA = 1× 1018 cm3, ts−Si = 25 nm, tox =
2 nm, tb = 100 nm, VDS = 0.5 V, x = 0.2, and φM = 4.35 eV.
It can be seen from Fig. 3.2 (a) that the potential barrier is increasing with an
increase in x but decreases at source and drain end. From the Fig. 3.2 (b) no significant
change in the potential at the source end and a very minute change at the drain end
found due to the presence of Ge mole fraction. As a consequence, VDS has only a very
small influence on drain current after saturation and it is evident from the figure that
there is a negligible shift in the point of minimum potential irrespective of the applied
drain bias. Therefore, DIBL is considerably reduced. When the silicon film thickness
is reduced, the controllability of the gate over the surface channel becomes stronger in
comparison to the influence exerted by the source/drain as shown in Fig. 3.2 (c). It can
be seen from Fig. 3.2 (d), higher the metal gate work function leads to a better control
of the channel potential minima. The controllability of the gate increases when the oxide
thickness is reduced, but at the same time it becomes more prominent to SCEs as per
Fig. 3.2 (e). Tunneling through the oxide and hot-carrier effects decrease the reliability
of the device when oxide thickness reaches a certain level. Fig. 3.2 (f) concludes as the
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doping concentration increases the surface potential minimum decreases in the channel
region, but it is quite constant in drain side. Hence, DIBL decreases and the immunity
to control the SCEs are increased.
3.1.2 Electric Field and Threshold Voltage
The electric field at the drain side considerably reduces with increase in x value as shown
in Fig. 3.3. This reduction of the electric field experienced by the carriers in the channel
can be interpreted as the reduction of the hot-carrier effect at the drain end. Fig. 3.3 (b)
shows the variation of the threshold voltage along the channel for three different work
function values of gate metal φM . As it can be seen from the figure, choosing a gate
metal M with a higher work function leads to a better control of the Vth value.
It is observed from Fig. 3.3 (c) that SCEs become apparent when the channel
length is below 50 − 60 nm and is marked by sharp decrease in the Vth value. The
gate-source/drain (S/D) charge is sharing and source-body/drain-body built-in
potential barrier lowering due to an overlap of the lateral source body and drain body
depletion regions becomes significant for such short channel lengths. Fig. 3.3 (d) shows
the variation of the threshold voltage along the channel for different strained-Si thin
film thicknesses. Vth reduces as strained-Si thin film thickness decreases. This is
because of the decrease in the total depletion charge under the gate, leading to an early
onset of inversion. Thus, increasing in thickness of the strained-Si thin film leads to
higher Vth.
(a) (b) (c)
(d) (e) (f)
Figure 3.3: (a) Variation of Electric Field along the channel for different values of x.
Threshold Voltage as function of channel length (L) with impact of (b) metal gate work-
function φM (c) Ge concentration x (d) strain silicon thickness ts−Si (d) channel doping
NA (e) oxide thickness tox. The parameters used are as follows: Vsub = 0 V,NA =
1 × 1018 cm3, ts−Si = 25 nm, tox = 2 nm, tb = 100 nm, VDS = 0.5 V, x = 0.2, and
φM = 4.35 eV.
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As shown in the Fig. 3.3 (e), the threshold voltage increases with increased body
doping and a “roll-up” in the characteristics is observed at lower channel lengths. Hence,
the scaling of the device can go to some more extent without any further increase in SCEs
by increasing the body doping concentration. The reduction in gate oxide thickness (tox),
decreases the threshold voltage that is the requirement for a faster device as Fig. 3.3 (f).
Therefore, continuous scaling down of the oxide thickness gives rise to faster devices but
on the other hand, oxide thickness cannot be scaled down to nanoscaleÂăvalues because
tunneling through the thin oxide and hot carrier effects become prominent.
There is a significant drop in threshold voltage with increasing strain and decreasing
channel length. The rise in strain, i.e., equivalent Ge content, enhances the performance
of s-SOI MOSFETs in terms of improved transconductance and speed because of an
increase in the carrier mobility. However, as demonstrated by our results, there are
undesirable side effects with increasing equivalent Ge content such as a roll off in Vth,
which may affect the device characteristics and performance significantly.
With the knowledge of SCEs and the dependence of the device parameters, the
investigation continues towards MugFETs. Now the study in next section follows on
the device double gate (DG) MOSFET with an implementation of rare structural
Engineering.
3.2 Various Structural Engineering on DG-MOSFET
(a) (b)
(c) (d)
Figure 3.4: Schematic structure of (a) UD-DG (b) GC-DG (c) DI-DG (d) GS-DG
MOSFET
Different structures are considered for the comparative study on the performance of
Double Gate (DG) MOSFET with different channel and gate engineering. The
schematic structures of Fully Doped DG MOSFET (FD-DG-MOSFET), Un-Doped DG
MOSFET (UD-DG-MOSFET), Graded Channel DG MOSFET (GC-DG-MOSFET),
Dual Insulator DG MOSFET (DI-DG-MOSFET) and Gate Stack DG MOSFET
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(GS-DG-MOSFET) are shown in Fig. 3.4. In all structures channel length (Lg) is fixed
as 40 nm as well as Source/Drain length (LS/LD). The silicon thickness (tSi) as 10 nm
and a uniform doped of ND = 1020 cm−3 is taken. The channel is doped
NA = 10
18 cm−3 in FD-DG, FD-DI-DG, FD-GS-DG, for UD-DG it is 1015 cm−3 and
for GC-DG a high low profile of doping is taken as 1018 cm−3 and 1017 cm−3. The
oxide thickness tox = 2 nm for all structures except FD-GS-DG where a high-k (HfO2)
gate stack of 3 nm is chosen over SiO2 layer. In all structures a low-k spacer (Si3N4) is
taken for improvement of the device performance. The work function for the gate
materials is assumed as 4.77 eV .
3.2.1 Analysis of Results
(a) (b)
(c) (d)
Figure 3.5: Behavior of Drain Current (ID) and variation of transconductance (gm) as a
function of Gate Voltage(VGS) (a),(b) VDS = 0.1V (d), (e) VDS = 1.2V for all structures.
The Fig. 3.5 gives a clear picture of ID − VGS transfer characteristics curve and
transconductance (gm) as a function VGS for all the structures.
The surface potential and E-field of the five devices VDS = 0.1 V and 1.2 V is given
in Fig. 3.6. As seen from the figure the DI have more uniform electron drift through the
channel. It is clearly visible from the figure the different in the value of the permittivity
of the gate oxide material for DI-DG results one additional peak. The peak value of the
electric field at drain side minimizes the HCE and impact ionization.
Threshold voltage (Vth) is also a crucial parameter for higher on state current which
improves the circuit speed. The Vth is extracted by calculating the maximum slope of
the ID −VG curve, finding the intercept with the x-axis and then subtracting half of the
applied drain bias as given in Table for drain bias of 0.1 V and 1.2 V . Fig. 3.5 shows
sub-threshold slope of all structures in both low and high gate bias. The UD-DG shows
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(a) (b)
(c) (d)
Figure 3.6: Surface Potential and Electric Field along the channel for different models
at (a), (c) VDS = 0.1 V (b), (d) VDS = 1.2 V .
a lowest Vth. And GC-DG gives lower among others because of the high-low doping
profile taken for Graded Channel; Vth is directly related to the doping profile. However,
the doping profile being same for DI-DG and FD-DG MOSFETs, the DI-DG MOSFET
exhibits a lower Vth than FD-DG MOSFET, which enables its speed of operation. The
increment of gm leads to higher intrinsic gain that gives better RF application.
Table 3.2: Extraction of Vth and max ID from Fig. 3.5.
Model as
Threshold Voltage Max Drain Current
Vth at
VDS = 0.1 V
Vth at
VDS = 1.2 V
ID(mA) at
VDS = 0.1 V
ID(mA) at
VDS = 1.2 V
FD-DG D-1 0.518 0.367 0.511 1.32
UD-DG D-2 0.448 0.312 0.708 1.62
GC-DG D-3 0.503 0.306 0.578 1.37
FD-DI-DG D-4 0.511 0.268 0.636 1.56
FD-GS-DG D-5 0.521 0.256 0.446 1.11
After simulating variety of structural Engineering, our focus continues toward gate
stack (GS) DG-MOSFET. The investigation is extended with the implementation of
lateral asymmetric channel (LAC) with tri material (TM) in GS-DG-MOSFET.
3.3 Implementation of LAC with TM (Triple Material) in
GS-DG MOSFET
An investigation is made on the SCEs of TM-DG MOSFET in comparison with the
conventional DG MOSFET. A new device structure triple material (TM) double gate
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(DG) MOSFET is developed to improve the device immunity against the SCEs. The
work function for the gate materials is assumed:for single material DG MOSFET φm1 =
4.8 ev, φm2 = 4.8 ev, φm3 = 4.8 ev and for triple material (TM) DG MOSFET φm1 =
4.8 ev, φm2 = 4.6 ev, φm3 = 4.4 ev. A performance comparison is done between between
Gate Stack Double Gate (GS-DG), GS-DG-Single Halo (SH), GS-DG-Double Halo (DH),
GS-DG Tri-material (TM), GS-DG TM-SH and GS-DG-TM-DH MOSFETs as shown
in Fig. 3.7. The above structures are renamed as D-1, D-2, D-3, D-4, D-5 and D-
6 respectively. The channel length (Lg) and Source/Drain length (LS/LD) is kept as
40 nm. The silicon thickness (tSi) as 10 nm and a uniform density ND as 1020 cm−3 is
taken. The channel is doped with impurity concentration of NA = 1016 cm−3. In each
case, the effective oxide thickness is 1.1625 nm. The thickness of SiO2 and equivalent
HfO2 are 1 nm, 0.1625 nm respectively. To get the equivalent thickness of the high-k
as 0.1625 nm, the physical thickness is calculated as 1nm. The channel engineering SH
and DH was implemented in GS-DG models in a ratio of 1:4 and 1:2:1 respectively with
NA = 10
18 cm−3 as shown in Fig. 3.7 (b) . The control gate M1 (toward the source
side) and screening gates M2 and M3 (toward the drain side) are the gate electrodes
with lengths LM1, LM2 and LM3 (LM1: LM2:LM3 = 1:2:1).
(a) (b)
Figure 3.7: Schematic structure of (a) GS-DG (b) Implementation of channel and work
function Engineering in GS-DG MOSFET.
3.3.1 Analysis of Electrostatics Parameters
Fig. 3.8 shows the simulated electron mobility, electric field and surface potential along
the channel position for various configurations at VDS = 0.1V . In the GS-TM technology,
the work function difference between M1, M2 and M3 causes an abrupt change in the
conduction band energy at the silicon surface. This generates two steps in the electric
field peak profile that give rise to two peaks in the channel with a high electric field
at the source side as shown in Fig. 3.8 . Thus, for the GS-DG-TM MOSFETs, the
electric field at the drain end is reduced and the source carrier injection into the channel
is enhanced. But the models with halo doping gives high electron mobility as they show
low electric field in the channel region because electron mobility is inversely proportional
to the electric field. In Fig. 3.9 (a), (b) ID − VGS transfer characteristics have been
shown on linear scale for all six different device structures and have been compared for
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(a) (b)
(c)
Figure 3.8: (a) Electron Mobility (b) Electric Field (c) Surface Potential at VDS = 0.1V
along the channel (cutline at Y=4 nm) for different models
VDS = 100 mV and 1 V . The GS-DG-TM provides higher drain current in comparison
to all other configurations. The halo doping on both, the source and drain end, show
a lower drain current because higher doping concentration reduces the surface mobility.
The gm versus VGS characteristics have been compared for all six device structures in
Fig. 3.9 (c) and (d) for VDS = 100mV and 1 V . Fig. 3.10 shows the threshold voltage
and transconductance variation for all device configurations. The threshold voltage (Vth)
is extracted by calculating the gate to source voltage VGS at ID = 1× 10−6 A/µm. The
value of gm is extracted by taking the derivative of the ID − VGS curve. All the values
are summarized in Table 3.3.
Table 3.3: Extracted Parameters for GS-DG-TM
Name
Vth1
(V )
SS1
(mV/Decade)
gm1
(mA/V )
Ion1
(mA)
Vth2
(V )
SS2
(mV/Decade)
gm2
(mA/V )
Ion2
(mA)
VD = 0.1 V, Vg = 0 V − to− 1.2 V VD = 1 V, Vg = 0 V − to− 1.2 V
D-1 0.49 62.14 1.78 0.63 0.11 62.33 3.51 1.37
D-2 0.5 62.19 1.62 0.59 0.13 62.5 3.45 1.26
D-3 0.5 62.17 1.45 0.55 0.13 62.42 3.44 1.26
D-4 0.38 67.86 1.69 0.7 0.04 68.27 3.82 1.77
D-5 0.41 70.33 1.53 0.64 0.07 70.63 3.74 1.6
D-6 0.41 70.25 1.5 0.63 0.07 70.57 3.73 1.6
A close comparison of various design engineering such as the channel and gate
engineering on the DG-SOI MOSFETs are studied. The GS Engineering along with the
halo implantation i.e. GS-DG-SH and GS-DG-DH configurations have demonstrated
significant improvements in the device characteristics such as SS value, electron
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(a) (b)
(c) (d)
Figure 3.9: Drain Current (ID) as a function of Gate Voltage (VGS) at (a) VDS = 0.1 V
(b) VDS = 1 V and Variation of gm as a function VGS (c) VDS = 0.1 V (d) VDS = 1 V
for all models.
(a) (b)
Figure 3.10: (a) Threshold Voltage (Vth) (b) Transconductance (gm) variation of different
models
mobility and leakage current. On the other hand by applying gate engineering with
halo implantation i.e. GS-DG-TM-SH and GS-DG-TM-DH exhibits a higher value of
drain current, the peak transconductance and a lower value of DIBL.
Due to higher electric field the generated hot carriers may also be trapped in the
oxide region of MOSFETs, leading to interface-trap buildup and the trapping of carriers
in the oxide. Thus, trapped charges in the oxide region of MOSFETs change the potential
profile of the channel and have adverse effects like shifting the threshold voltage. They
may compromise the operation of the device by generating charged defects in the oxide
layer, and by degrading the oxide and the Si− SiO2 interface. These effects constitute
a reliability problem. Hot carriers also generate unwanted current components. Hence,
analysis of hot carriers [125, 126] becomes one of the most crucial tasks in nanoscale
MOSFETs. So the impact of interface trapped charges are investigated as follows.
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3.4 Analytical Modeling of nanoscale DG-MOSFET with
Interfaced Trapped Charges
An analytical modeling for surface potential and threshold voltage of Fully Depleted
(FD) DG-MOSFET is studied by solving the 2-D Poisson’s equation. The degradation
due to the hot carrier effect is investigated in short-channel devices. The developed
surface potential model includes the effect of both positive as well as negative interface
charges. The calculated minimum surface potential is used to develop the threshold
voltage model. Based on the model, the interdependence of the device parameters,
such as the silicon film thickness (tSi), oxide thickness (tox), channel length (L) are
investigated. The parabolic potential approximation method is utilized while solving the
two-dimensional (2D) Poisson’s equations along with the assumption that the interface
charge distribution is uniform along the channel [127,128]. The details of mathematical
modeling given in Appendix 7.1. The simulation results from Sentaurus are utilized to
verify the obtained model.
(a) (b)
Figure 3.11: Schematic Structure of UTB (a) Single Gate and (b) Double Gate, Fully
Depleted Silicon on Insulator MOSFET with Damaged Region
The schematic diagram of the ultra-thin body (UTB) single gate (SG) and double-
gate (DG) MOSFET structures are used for modeling and simulation as shown in Fig.
3.11. The device has uniformly doped source-drain with doping concentration of ND =
1 × 1020 cm3. The channel is kept lightly doped with doping concentration of NA =
1 × 1016 cm3. The gate oxide thickness, buried oxide thickness and the silicon are
tox = 2 nm, tb = 50 nm and tSi = 10 nm, respectively. Damaged region due to the
interface oxide trapped charges (NF ) is shown in Fig. 3.11 with black line and labeled
as distance L2.
3.4.1 Analysis of Hot Carrier Induced Degradation in DG-MOSFET
Fig. 3.12 (a) shows an analogy of surface potential between SG and DG by maintaining
all the parameters at a constant value. From the figure it can be clear that the DG
device has more control over the channel as compared to SG device. This is because of
two gates i.e. front and back gates in case of DG.
Fig. 3.12 (b) shows the surface potential variation along the channel length for
different amount and polarity of interface trapped charges in the oxide for SG and DG.
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(a) (b)
(c)
Figure 3.12: Comparison of Surface potential for Single and Double Gate (a) without
trapped charges , (b) with different trapped charge (c) for unlike VDS . Parameters used
φM = 4.6 eV,NA = 1 × 1016 cm3, tSi = 10 nm,L = 30 nm, tox = 2 nm, VDS = 0 V and
VGS = 0.1 V .
(a) (b)
Figure 3.13: Surface Potential variation along the channel length for interface charge
variations for different damaged region length ratios (L1/L2=1:2, 1:1, 2:1) of (a)Single
Gate, (b) Double Gate device. Parameters used φM = 4.6 eV,NA = 1× 1016 cm3, tSi =
10 nm,L = 30 nm, tox = 2 nm, VDS = 0 V and VGS = 0.1 V .
The minimum of the surface potential is at the channel center for the device having
NF = 0 and moves towards the source and drain side for positive and negative interface
charge cases respectively. Positive interface charge will cause higher SCEs on the device
than its counterparts due to lower barrier height. However, the device having negative
interface charges will cause more DIBL as the minimum potential point shifts towards
the drain side. So both +ve and -ve interface charges are undesirable for the device
performance. It can be observed that DG device has higher barrier height with less
prominent to interface trap charges. Fig. 3.12 (c) demonstrates the variation of channel
potential minima with respect to drain voltage is much smaller in case of DG than SG
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which minimizes the DIBL effect.
Fig. 3.13 (a) and (b) depict the surface potential variation along the channel length.
In case of positive interface charges, with increase in the length of damaged region i.e.
L2, minimum surface potential raises and shifts it towards the source side. The position
of the minimum surface potential is closer to source for a greater length of L2. This
indicates a higher SCEs in the device as the L2 extends more. It further lower the
source channel barrier height and hence a higher threshold voltage roll-off. However, in
case of negative interface charges, the increase of the length of L2 region decreases the
minimum surface potential. It gives a higher source-channel barrier height and hence a
lower Vth roll-off. The shifting of the minimum surface potentials is opposite as in case
of the positive interface charge i.e. the minimum surface potential point shifts towards
drain side with shorter L2.
(a) (b)
(c) (d)
(e) (f)
Figure 3.14: (a)- to -(f) Analysis of Electric Field variation along the channel length
for interface charge variations for both SG and DG MOSFET. Parameters used φM =
4.6 eV,NA = 1 × 1016 cm3, tSi = 10 nm,L = 30 nm, tox = 2 nm, VDS = 0 V and
VGS = 0.1 V .
The variation of the electric field distribution along the channel for different gate
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length ratios has been shown in Fig. 3.14 considering both +ve and -ve interface trapped
charges for SG and DG devices. It is observed that as the length of the damaged
region i.e. L2 decreases, the peak of the electric field shifted towards the drain side.
By comparing between positive and negative interface charge cases, the device having
positive interface charge will give maximum electric field peak as compared to NF = 0
and NF negative cases. So, positive interface charge case will cause higher short channel
effect on the device than its negative charge counterparts due to the high electric field.
From the Fig. 3.14 (c) and (f), the inflection point of the electric field lies at the
interface of the damaged and undamaged regions. The device having positive interface
charge will give maximum electric field peak as compared to NF = 0 and NF negative
cases. So, positive interface charge case will cause higher short channel effects on the
device than its negative charge counterparts due to the high electric field. However, from
the observation a lower electric field in case of DG from SG is found.
Table 3.4: Effect of different Structural Engineering on various performance metrics
Structures Observations
Strain in channel
Drop in Vth
Improved gm
Higher carrier mobility
Vth roll-off
Dual Insulator (DI)
Lower leakage (Ioff )
Improved e.field
UD-DG
Higher on current (Ion)
Improved gm
SH & DH
near ideal SS
Improvement in e-mobility
Lower leakage (Ioff )
TM-SH & TM-DH
Higher on current (Ion)
Higher peak gm
Lower DIBL
Increasing the ratio (L1/L2)
DIBL & HCE effects are controlled
Less shift of Vth
The table 3.4 shows the comparison of performance metrics for different structures
studied in this chapter.
3.5 Summary
This chapter showed the SCEs in search of MOSFETs at the nanoscale with better
performance. In this era of Nanotechnology, the non-classical MOSFETs behavior are
investigated on single and double gate devices. As shown in device background the
DG-MOSFET was proposed in three decades ago, still an enormous amount of
unexplored effects. The effect of strain on the channel, various structural approach
(Channel, high-k as gate stack and metal gate work function Engineering), +ve and -ve
interface trapped charges are investigated.
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The following technical topics and contributions are presented in this chapter:
• Study on SCEs on SG-s-SOI MOSFET through Analytical Modeling (Section 3.1)
To meet high performance (HP) and low power (LP) circuit requirements, increased
channel mobility is required to boost the transistor drive current and/or reduce VDD
for lower power dissipation without performance penalty. Strain Engineering on the
SOI platform provides solutions for technology nodes of 32 nm and beyond. A study
on the performance of the 2-D analytical model of the single layer fully depleted
s-SOI MOSFET is described with an investigation of 1) the surface potential; 2) the
Threshold voltage of the device. The analysis is done for understanding of the SCEs
and sub-threshold performance in Nanoelectronics application. Numerical simulation
verifies the model. There is a significant drop in Vth with increasing strain and
decreasing channel length. The rise in equivalent Ge content, enhances the
performance of s-SOI MOSFETs in terms of improved gm and speed because of an
increase in the carrier mobility. However, as demonstrated by our results, there are
undesirable side effects with increasing equivalent Ge content such as a roll-off in Vth,
which may affect the device characteristics and performance significantly.
• Various Structural Engineering on DG-MOSFET (Section 3.2)
A comparative study on the performance of DG-MOSFET with different channel and
gate engineering have done with five structures and analyzed by keeping constant
channel length. The short channel parameters like threshold voltage (Vth),
transconductance (gm), Electric Field and Surface Potential are studied and
compared between FD-DG, UD-DG, GC-DG, Dl-DG, and GS-DG MOSFET
structures. The DI configuration has demonstrated momentous improvements in
terms of Ioff , surface potential, and the E-field of the device.The UD-DG exhibits
highest on current, transconductance, but it experiences subthreshold leakage issue.
On the other hand, GC and GS architectures predict overall reasonable performances
in all respect. This work will extensively provide a device that gives rise to a high
performance in circuit application.
• Implementation of LAC with TM in GS-DG MOSFET (Section 3.3)
A comparative performance values of six different structures GS-DG, GS-DG-SH,
GS-DG-DH, GS-DG-TM, GS-DG-TM-SH and GS-DG-TM-DH MOSFETs have been
proposed and analyzed keeping channel length constant. The short channel
parameters like subthreshold swing (SS), transconductance (gm), electric field,
leakage current (Ioff ), electron mobility (µn) and DIBL are studied. The GS
Engineering along with the halo implantation i.e. GS-DG-SH and GS-DG-DH
configurations have demonstrated significant improvements in the device
characteristics such as SS value, electron mobility, and leakage current. On the other
hand by applying gate engineering with halo implantation i.e. GS-DG-TM-SH and
GS-DG-TM-DH exhibits a higher value of drain current, the peak gm and a lower
value of DIBL. This work extensively provides the device structures that may be
applicable for high-speed switching and LP application.
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• Analytical Modeling of DG-MOSFET with Trapped Charges (Section 3.4)
This work focuses on the physics and modeling of nanoscale UTB single and double
gate MOSFETs. The surface potential and threshold voltage modeling is proposed
by parabolic potential approximation by solving the 2-D Poisson’s equation. The
developed model includes the degradation due to the hot carrier effects like the effect
of both +ve and -ve interface charges. Based on the model, the interdependence of the
device parameters, such as the silicon film thickness (tSi), oxide thickness (tox), channel
length (L) are investigated. Due to the additional gate introduction in DG device,
there is more control over the channel region and that will be the important factor for
the suppression of HCE and DIBL. The device performance is going to deteriorate
in the presence of the interface trap charges in the oxide. The deterioration in the Vth
may be improved by increasing the length of L1 i.e. decreasing the damaged region.
The DIBL and HCE can be controlled effectively by increasing the gate length ratio
(L1/L2), which can be achieved by proper fabrication methodologies.
.
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Chapter 4
A Perspective of the Nanoscale
DG-MOSFET: Performance
Appraisal
Nowadays SOI technology is becoming a contender for low-power
system-on-a-chip (SoC), including microwave applications. So, an
investigation of the impact of device options on the analog and RF
performance of SOI MOSFETs is needed. As the semiconductor
industries migrate towards multi-gate technology with different device
engineering for the enhancement of performance, a systematic
estimation of analog and RF performance measure is presented here
for nanoscale DG-MOSFET under study.
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4.1 Investigation of Various High-k Dielectric on
DG-MOSFET
N owadays, high-k dielectrics have been investigated as an alternative to Silicondioxide (SiO2) based gate dielectric for nanoscale semiconductor devices. The
high-k metal gate (HKMG) DG-MOSFET is considered by varying the dielectric material
as oxide layers. From the two different types of structural models first model is a single
oxide layer and the second one with double oxide layer or gate stack(interfacial oxide
+ high-k layer) with lateral spacers covering source and drain regions. The structure
has been calibrated to meet the requirement of international technology roadmap for
semiconductors (ITRS) [7] for 45nm node. The proposed structure considers the high-k
Figure 4.1: Schematic cross sectional structures of n-channel DG-MOSFET with different
high-k device cases having Lg = 40 nm − 20 nm, tSi = 10 nm and EOT = 1.1 nm. (a)
Device cases for D1, D2, D3 and D4 (b) Device cases for D5, D6 and D7.
dielectrics as Si3N4, HfO2 and Ta2O5 [74,105,106]. Different device structural cases are
maintained with electrical oxide thickness (EOT ) as 1.1 nm as shown in Table 4.1. The
schematic cross sectional view of a planar n-channel DG-MOSFET is shown in Figure
4.1. In all the cases the gate work function is tuned between 4.5 eV − 4.7 eV to obtain
the threshold voltage (Vth) of 0.2 V at drain to source voltage VDS of 0.1 V .
Table 4.1: Structural device cases considered in study
Device
Interfacial layer High-k Layer EOT (nm)
Tox (nm) ox Thk (nm) k
D1 1.1 3.9 – –
1.1
D2 2.1 7.5 – –
D3 6.8 24 – –
D4 8.5 30 – –
D5 0.6 3.9 0.96 7.5
D6 0.6 3.9 3.08 24
D7 0.6 3.9 3.85 30
4.1.1 Impact on SCEs
The SCEs like DIBL and SS for different configurations are tabulated in Table 4.2. By
comparing those values, it is clear that, with increasing high-k dielectric permittivity for
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Table 4.2: Calculated DIBL and SS for GS-DG
Device
DIBL
(mV/V )
SS(mV/decade)
VDS = 0.1 V VDS = 0.5 V
D1 20.71 62.29 62.31
D2 21.12 62.37 62.47
D3 37.24 65.72 65.81
D4 49.88 67.86 68.03
D5 19.69 61.21 61.32
D6 20.28 62.19 62.56
D7 21.65 62.67 62.76
the single oxide layer, SS value has increased and reached a maximum 68.03mV/decade
in case of device D4. However in GS configurations with an increase in dielectric constant
(k) shows near ideal values of SS. A steep sub-threshold slope (SS) is an important
measure of the turn off characteristic of the device [87]. It is observed from Table 4.2 that
for single oxide layer configuration, the DIBL value increases with increasing dielectric
permittivity and attains a maximum value at k = 30, whereas the same decreases for
double oxide layer configurations. It is observed that the device D5 is considered to offer
better immunity to SCEs.
(a) (b)
Figure 4.2: Drain current (ID) versus gate to source voltage (VGS) for different cases (a)
with VDS = 0.1 V and (b) with VDS = 0.5 V .
The ID − VGS transfer characteristics both in linear and log scales have been shown
in Figure 4.2 for different configurations. The Vth is maintained a constant value for all
the device cases at VDS = 0.1V as a consequence of the leakage current is quite constant.
One can notice, leakage current (Ioff ) is varying in between 10−9A/µm and 10−10A/µm
for all cases. However, with increasing high-k dielectric permittivity in single oxide layer
configuration, the on current as well as leakage current increases due to the fringing
field effect. In the device cases of high-k with interfacial oxide (SiO2) layer, the gate
leakage current reduces. The capacitive coupling due to gate increases that decrease the
leakage current [74]. The CMOS standby power is affected by the subthreshold current
or leakage current.
It is observed that devices that have single oxide layer gate dielectric Si3N4 i.e. D2
and devices with gate stack i.e. D5, the DIBL is improved by 6.77% and SS value is
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decreased by 1.85%.
After the study on the scalability of the devices, the Analog & RF figures of merit
(FoMs) (important for circuit applications) which are investigated in the next subsection
for the same device cases.
4.1.2 Impact on Analog & RF FoMs
The gm and TGF parameters are defined and calculated by 4.1, 4.2. TGF demonstrates
the effective use of the current to achieve a desired value of transconductance. The high
value of TGF is advantageous to realize analog circuits that are operating at low supply
voltage.
gm = ∂ID/∂VGS (4.1)
TGF = gm/ID (4.2)
The variations of the transconductance and transconductance generation factor with
(a) (b)
Figure 4.3: (a)Trans-conductance generation factor (TGF ) and transconductance (gm)
as a function of gate over drive voltage (VGT ) for VDS = 0.5 V , (b)Output conductance
(gd) and drain current (ID) with respect to drain to source voltage (VDS) for VGS = 0.5V .
VGT for 0.5 V are shown in Fig. 4.3 (a) for the devices. It is clear that the double layer
structures with high dielectric materials exhibits higher TGF as compared to single layer
structures. In single layer structures, as the dielectric permittivity increases the gm/ID
ratio decreases and it becomes worst at k = 30. Higher TGF is not good for high linearity
microwave systems as lower TGF is not a drawback since the power consumption in the
subthreshold region is very less. Drain current (ID) and output conductance (gd) against
drain to source voltage (VDS) for different cases are presented in Fig. 4.3 (b) . The output
conductance gd is calculated as in Eq. 4.3.
gd = ∂ID/∂VDS (4.3)
The drain current is increasing with increase in high-k dielectric permittivity for single
layer configurations which in turn makes; the gd high for these configurations. CMOS
Analog circuits require transistors with low output conductance (gd) to achieve high
gain. High gd means, low output resistance which resulting an increase in ID with VDS
in saturation regime. The components are associated with this increase, namely channel
length modulation (CLM) and DIBL. The maximum value of gm, gd, VEA, AV , TGF were
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Table 4.3: Analog performance of GS-DG devices for VDS = 0.5 V
Device
Trans-
conductance,
Output
Conductance,
Early
Voltage,
Gain, TGF
gm (S) gd (S) VEA (V ) AV (dB) (V −1)
D1 3.07× 10−3 2.33× 10−5 16.304 42.402 39.09
D2 3.06× 10−3 2.40× 10−5 15.954 42.105 38.95
D3 2.98× 10−3 4.69× 10−5 9.205 36.077 36.65
D4 2.95× 10−3 6.61× 10−5 7.069 32.984 34.14
D5 3.17× 10−3 2.27× 10−5 16.897 43.436 39.58
D6 3.05× 10−3 2.45× 10−5 15.698 41.921 39.43
D7 3.05× 10−3 2.57× 10−5 15.065 41.489 39.22
tabulated in Table 4.3. By comparing all the extracted parameters in Table 4.3, the
device with high-k gate dielectric as Si3N4 i.e. device D5 shows a better result in terms
of gain, VEA and TGF .
The important high frequency or RF circuit parameter includes cut-off frequency
(fT ), transconductance frequency product (TFP ), gain frequency product (GFP ) and
gain transconductance frequency product (GTFP ). The intrinsic capacitances (gate
to source capacitance, Cgs and gate to drain capacitance, Cgd) as a function of VGT
shown in Fig. 4.4 (a). The Cgs and Cgd values of the device increase with k. This is
caused by the increased fringing field density in the single layer high-k devices. However,
GS configurations demonstrate better values for intrinsic capacitances. It is observed
that both the Cgs and Cgd starts increasing as VGT increases until saturation. After
saturation, both the values become constant, as expected, as the additional VDS can not
affect the junction. Cut-off frequency fT is one of the most important parameters for
evaluating the RF performance of the device. Generally, fT is the frequency when the
current gain is unity. The fT can be defined as Eq. 4.4 [79].
fT =
gm
2piCgs
√
1 + 2
Cgd
Cgs
≈ gm
2pi (Cgs + Cgd)
(4.4)
It can be seen from the Fig. 4.4 (b) that fT decreases as k increases in case of single layer
(a) (b)
Figure 4.4: (a) Gate to source capacitance (Cgs) and gate to drain capacitance (Cgd)
(b) Cut off frequency (fT ) and gain trans-conductance frequency product (GTFP ) as a
function of gate over drive voltage (VGT ) for VDS = 0.5 V
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structures. However, it displays required values for GS configurations. The difference
in fT is mainly due to the difference in gm, as observed in Fig. 4.3 (a), and partially
due to the higher value of total capacitance (Cgs + Cgd), as observed in Figure 4.4 (a).
The peak point of fT corresponds to the point between the minimum gate-drain/source
capacitance and the peak of transconductance. It is also clear from Fig. 4.4 (b) that
fT is highest for the device D5 reflecting superior gate controllability and hence higher
transconductance and lower parasitic gate capacitances as compared to other devices
considered in our study. A unique figure of merit for analog/RF performances is the
gain transconductance frequency product (GTFP ) as given in Eq. 4.5 is also plotted
in Fig. 4.4 (b) by both the switching speed and the intrinsic gain. The peak value
of GTFP is achieved at VGS = 0.375 V for all the configurations, where the level of
drain current (ID) is quite low, i.e. ID ≈ 10−5A µm. It is interesting that the voltage
corresponds to VGS just above 175 mV of the threshold voltage of the device. This
allows the circuit designer to determine the best region of operation by trading off for
gain, transconductance and speed. Here also device D5 shows higher GTFP as compared
to other configurations. This is because of higher fT , gm and lowÂăgd value of D5 device.
GTFP = (gm/gd)× (gm/ID)× fT = AV × TFP (4.5)
The maximum value of RF FoMs like fT , GFP, TFPandGTFP are calculated. From the
tabulated values in Table 4.4 for different device cases, the configuration having Si3N4
gate oxide as gate stack i.e. D5 shows optimum results than its counterparts in terms of
fT , GFP, TFP and GTFP .
Table 4.4: RF performance of different devices for VDS = 0.5 V
Device
Cgs
(fF )
Cgd
(fF )
fT
(GHz)
GFP
(GHz)
TFP
(GHz/V )
GTFP
(GHz/V )
D1 0.798 0.334 489.18 2.02× 104 5.54× 103 1.60× 105
D2 0.825 0.365 467.63 1.91× 104 5.21× 103 1.28× 105
D3 0.885 0.467 404.92 1.42× 104 3.89× 103 0.87× 105
D4 0.905 0.502 386.65 1.24× 104 3.43× 103 0.58× 105
D5 0.772 0.308 515.55 2.12× 104 5.93× 103 1.72× 105
D6 0.874 0.416 425.8 1.73× 104 4.62× 103 1.32× 105
D7 0.892 0.436 412.89 1.67× 104 4.41× 103 1.23× 105
4.2 Impact of Channel Length on GS-DG MOSFET
A planar DG SOI n-channel transistor is considered for this study. Four different channel
lengths (L = 60 nm, 50 nm, 40 nm, and 30 nm) are chosen for the device to analyze the
device performance. The schematic simulated structure is shown in Fig. 4.5, where the
silicon channel is surrounded above and below by two layers of oxide, SiO2 and HfO2.
To achieve a constant Vth, the work function of the metal gate is tuned in between
4.6eV to 4.7eV while varying the channel length of the device. We assumed an undoped
channel with heavily doped source, drain (n-type 1020 cm−3). For a better comparison
of analog/RF FoMs, the Vth is maintained at a constant value 0.2 V while varying the
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metal gate work function at VDS = 0.1 V .
Figure 4.5: Schematic structure of GS-DG-MOSFET with variation of Channel Length
4.2.1 DC Performance
The ID − VGS transfer characteristics both in linear and log scales have been shown in
Fig. 4.6 (a) for different configurations at VDS = 0.5 V . The leakage current (Ioff ) is
quite constant for three different channel length except L = 30nm. In the short channel
device, the Ioff increases due to random motion of charge carriers. As channel length
decreases, it gives rise to high drain current because of the relation ID ∝ 1/L. However,
from the log scale, the leakage current is also prominent for lower channel lengths.
(a) (b)
Figure 4.6: (a) Drain current (ID) in both linear and log scale as a function of gate to
source voltage (VGS) (b) Output conductance (gd) and drain current (ID) with respect
to drain to source voltage (VDS) for different channel lengths.
Drain current (ID) and output conductance (gd) against drain to source voltage (VDS)
for different cases at VGS = 0.5 V are presented in Fig. 4.6 (b). The drain current is
increasing with decrease in channel length which in turn makes; the gd high for lower L
devices as gd = ∆ID/∆VDS . As we know from the literature that gain and early voltage
are inversely proportional to output conductance, so the device having lower L gives
higher gd which comprises lower gain and early voltage of the device.
Transconductance generation factor (TGF = gm/ID) and transconductance (gm) as
a function of VGS are presented in Fig. 4.7 (a). It is clear that as the channel length
decreases the gm value is increasing because of high drain current. As shown in the
figure, gm/ID is maximized towards the subthreshold region of device operation. From
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the Fig. 4.7 (a), it is clear that the structure has channel length 60 nm shows higher
gm/ID ratio as compared to others and it decreases as channel length decreases. Fig. 4.7
(b) shows the variation of the early voltage (VEA) and intrinsic gain (AV ) as a function
of VGS for different channel lengths. For better analog performance, the VEA and AV
should be as high as possible. An enormous improvement is observed in VEA for channel
length L = 60 nm as compared to others.
(a) (b)
Figure 4.7: (a) Transconductance generation factor (TGF ) and transconductance (gm)
(b) Early voltage (VEA) and intrinsic gain (AV ) as a function of (VGS) for different
channel lengths.
The intrinsic gain (AV = gm/gd) is a valuable figure of merit for operational
transconductance amplifier. From the Fig. 4.7 (b), the intrinsic gain of the device
having channel length 60 nm gives the highest gain from others, and it decreases as the
channel length decreases. Both the extracted values of SS and calculated values of
DIBL for different channel lengths are tabulated in Table 4.5. It is clear that the SS
value increases as channel length decrease, and it is high for channel length 30 nm.
Similarly, the DIBL value also increases as channel length decreases, and it gives a
maximum value for a channel length of 30 nm. These two parameters are crucial for
short channel effects, which should be minimized. The maximum values for
gm, gd, VEA, AV , TGF are also tabulated in Table 4.5. ID increases for lower channel
length devices which consequently increases gm values for devices having a lower value
of L. However, because of high gd, the VEA, and AV becomes lower as L decreases.
Coming from L = 60 nm to 30 nm, the DIBL and SS values are more prominent for
lower channel length devices and also the TGF and Gain are decreases as L decreases.
Table 4.5: Electrostatic Performances for different values of channel lengths at VDS =
0.5 V
Channel Length,
(nm)
DIBL,
(mV/V )
SS,
(mV/decade)
gm (mS) gd (µS) VEA (V ) AV (dB)
TGF ,
(V −1)
L=60 20.71 62.31 2.81 12.94 24.13 46.74 43.63
L=50 21.12 63.12 2.93 16.57 20.73 44.96 42.84
L=40 37.24 65.95 3.05 24.53 15.78 41.92 40.63
L=30 49.88 68.35 3.18 54.84 8.49 35.45 34.669
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4.2.2 Analog and RF Performance
Fig. 4.8 (a) shows the intrinsic capacitance parameters increase swiftly in the
superthreshold region. This is because of the increase in the fringing field lines
emanating from the gate edges. The device having channel length 60 nm shows higher
values of intrinsic capacitances (both Cgs and Cgd) and it decreases as channel length
decreases.
(a) (b)
Figure 4.8: (a) Gate to source capacitance (Cgs) and gate to drain capacitance (Cgd)
(b) Cut off frequency (fT ) and gain trans-conductance frequency product (GTFP ) as a
function of (VGS) for different channel lengths.
From Fig. 4.8 (b), the variations of cut-off frequency (fT = gm/2pi(Cgs + Cgd)) and
gain transconductance frequency product (GTFP = AV ×TGF×fT ) can be observed for
different values of channel lengths. Here, the value of fT obtained for the device having
low channel length is higher and it gradually decreases as the channel length decreases.
fT is inversely proportional to the intrinsic capacitances (Cgs and Cgd). So, fT value is
low due to high capacitance values for higher channel length devices. It is interesting to
see that the device having channel length L = 40 nm shows a higher GTFP value as a
comparison to others. This is due to the reduction in peak electric field, lower output
conductance of the device having channel length 40 nm. The GTFP value is very low
for L = 30 nm.
Table 4.6: RF performances for different values of channel lengths
Channel Length
(nm)
Cgs
(fF )
Cgd
(fF )
fT
(GHz)
GFP (GHz)
×103
TFP (GHz/V )
×103
GTFP (GHz/V )
×105
L=60 1.207 0.484 306.78 4.57 3.69 1.12
L=50 1.041 0.449 358 5.27 4.22 1.25
L=40 0.874 0.416 425.8 6.12 4.76 1.33
L=30 0.706 0.384 518.79 7.02 5.03 1.2
All the extracted values for analog/RF FoMs are plotted in Table 4.6 for different
values of channel lengths. While the gate length is reduced the RF FoMs like fT , GFP
and TFP are also increased because of high drain current which results in higher gm
values for shorter gate length devices. However, the improvement in GTFP , which is a
unique and major FoMs, with L downscaling reduces below 40 nm due to short channel
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effects. From Table 4.5, the AV values are obtained around 41.921 dB and 35.458 dB
for 40 nm and 30 nm respectively whereas the gm/ID shifts lower to 34.669 V −1 for
30nm technology from 40.639V −1 for 40nm technology. The GTFP is nothing but the
product of three parameters i.e., TGF , gain and frequency, so the peak values are more
for 40 nm technology as compare to 30 nm technology.
4.3 Impact of Metal Gate Work Function on GS-DG
MOSFET
A planar symmetric GS-DG MOSFET has been considered which schematic structure is
shown in Fig. 4.1 (b). For a better comparison of analog/RF FoMs, the threshold voltage
(Vth) is maintained at a constant value of 0.2V while varying the work function at VDS =
0.1V . The channel doping (NA) and source/drain doping (ND) are changed to maintain
the constant Vth which is tabulated in Table 4.7. The channel length of the device is fixed
at 40nm. The gate stack configuration has been considered with hafnium dioxide (HfO2)
sandwiched over silicon dioxide (SiO2) layer. The interfacial layer (SiO2) thickness (tox)
and above this high-k oxide layer (thk) are fixed at 0.6 nm, 0.5 nm (equivalent thickness
of high-k) respectively, so to achieve equivalent oxide thickness (EOT ) of 1.1 nm. Here
Table 4.7: Simulated Device Parameters
Metal gate work function Channel doping (NA) Channel doping (ND)
(φm) in eV in cm−3 in cm−3
4.52 eV (Ag: Silver) 1.5× 1018 1.0× 1020
4.6 eV (Mo: Molybdenum) 1.0× 1016 1.0× 1020
4.7 eV (Au: Gold) 1.0× 1015 9.0× 1021
the drain bias has been fixed at VDD = 1.0 V [7]. To study the analog performance the
simulation is carried out with drain to source voltage VDS = 0.5 V (which is half of the
supply voltage i.e., VDD/2) [129] with a variable gate to source voltage VGS = 0V to1.0V .
Threshold voltage (Vth) is extracted using constant current (ID = 10−6A/µm) definition
from the ID − VGS transfer characteristic at VDS = 0.1 V .
4.3.1 Performance Analysis
The drain current is dependent on the mobility (µ) of carriers which are controlled by
the doping concentrations. Here in the low work function metal gate device the channel
doping (NA) is kept high which results in a lower drain current (ID) then the device
having higher NA, because the mobility is directly proportional to the current. We
found that the drain current increased with the rise in work function.
Both the extracted value of SS and calculated value of DIBL for different work
function is tabulated in Table 4.8. From the Fig. 4.9 (a), the on current increases as
work function of the device increases and maximum for 4.7 eV . The off current is quite
constant for all device cases as V th is maintained constant. From the Fig. 4.9 (b) output
current is maximum for 4.6 eV device case and lowest for 4.7 eV device case.
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(a) (b)
Figure 4.9: (a) Drain current (ID) in both linear and log scale as a function of gate to
source voltage (VGS) (b) Output conductance (gd) and drain current (ID) with respect
to drain to source voltage (VDS) for different work functions.
(a) (b)
Figure 4.10: (a) Transconductance generation factor (TGF ) and transconductance (gm)
(b) Early voltage (VEA) and intrinsic gain (AV ) as a function of gate over drive voltage
(VGT ) for different work functions.
From the analysis, the structure having 4.7 eV shows high drain current. The
structure having work function 4.7 eV give rise to higher values of transconductance
and TGF when compared with others. Early voltage (VEA) and intrinsic gain (AV ) as
a function of gate over drive voltage (VGT ) for different work functions are presented in
Fig. 4.10 (b). An improvement is observed in VEA for work function 4.6 eV when
compared to others. The simulated results for subthreshold slope (SS), maximum
value of transconductance (gm(max)) and maximum value of output conductance
(gd(max)) are outlined in Table 4.8. By comparing these values while work function
varying from 4.52 eV to 4.6 eV , SS value is decreased by 0.83%, DIBL value is
decreased 2.3% and gd is decreased by 62.73%. In analog/RF figures of merit
transconductance (gm) is increased by 18.75%, transconductance-to-drain-current ratio
gm/ID is improved by 4.51%, intrinsic gain gm/gd increases by 15.23%, and early
voltage VEA is increased by 83.41% while coming from 4.52 eV to 4.6 eV device case.
By comparing the device having 4.6 eV provides better values in case of VEA, gain and
TGF as compared to 4.52 eV case and nearly equal values with 4.7 eV case.
As shown in Fig. 4.11 (a), in the subthreshold regime, the intrinsic capacitance
parameters have small values that increase slowly; however, in the superthreshold region,
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Table 4.8: Electrostatic and Analog performances for different values of work function
Work Function
(eV )
DIBL,
(mV/V )
SS,
(mV/decade)
gm,
(mS)
gd,
(µS)
VEA,
(V )
AV ,
(dB)
TGF ,
(V −1)
4.52 20.43 62.58 2.56 34.5 9.71 37.42 39.39
4.6 19.96 62.06 3.04 21.2 17.81 43.12 41.17
4.7 21.48 63.23 3.28 21.1 8.46 43.81 41.18
they rise swiftly. It is because of the rise in the fringing field lines emanating from the
gate edges. The device having work function 4.7 eV shows high value for Cgs and device
having 4.52 eV gives high Cgd when compared to others. However, in case of 4.6 eV ,
both the intrinsic capacitance values are least which in turns to high cutoff frequency.
(a) (b)
(c)
Figure 4.11: (a) Gate to source capacitance (Cgs) and gate to drain capacitance (Cgd)
(b) Cut off frequency (fT ) and gain trans-conductance frequency product (GTFP ) (c)
Gain frequency product (GFP ) and trans-conductance frequency product (TFP ) as a
function of gate over drive voltage (VGT ) for different work functions.
In Fig. 4.11 (b), the value of fT obtained for the device having high work function
i.e. 4.7eV is higher as compare to its counterparts. This is because, the gm value is high
for work function 4.7 eV and is low for 4.52 eV case. It is interesting to see the Fig 4.11
(b) that as the gate work function increases, the GTFP also increases and it is highest
for the device having work function 4.7 eV . This is due to the reduction in peak electric
field, lower output conductance of the device having work function 4.7 eV . From the
Fig. 4.11 (c), the value of (GFP = gm/gd×fT ) increases as work function increases and
reaches utmost for the device having work function 4.7 eV . The product of gm/ID and
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fT represents a trade-off between power and bandwidth and is utilized in moderate to
high-speed designs. It is clear that the device having higher work function gives higher
TFP values from others. It is due to the high-frequency values for higher work function
devices.
Table 4.9: RF performances for different values of work function
Work Function
(eV )
Cgs,
(fF )
Cgd,
(fF )
fT ,
(GHz)
GFP , (GHz)
×104
TFP ,(GHz/V )
×103
GTFP , (GHz/V )
×105
4.52 0.673 0.297 547.26 1.98 5.98 1.32
4.6 0.69 0.222 624.47 2.58 8.56 2.34
4.7 0.745 0.24 674.42 2.87 9.98 3.08
These simulated results may be slightly higher than those of the experimental
results, since, some considered parasitic parameters may be smaller than those of the
real case, such as gate-to-source/drain capacitance, source/drain contact resistance. All
the extracted values for analog/RF FoMs are tabulated in Table 4.9. As work function
increases from 4.52 eV to 4.6 eV , GFP of the device increases by 30.33%, cut off
frequency (fT ) increases by 14.10%, TFP increases by 43.14% and GTFP is increased
by 77.27%.
4.4 GS-DG-MOSFET with Miscellaneous Device Design
The transistor density and the rise of performances, due to the methodical downscaling,
leads to higher chip functionality and frequencies. Due to close proximity of source and
drain, the gate electrode loses the control of the potential distribution and current flow in
the channel region, results undesirable effects called short channel effects (SCEs) [78,130].
Various approaches to channel engineering using halo implantation, gate work function
engineering, gate stack (high-k gate oxide with interfacial layer SiO2), multi-gate devices,
etc., have been proposed to alleviate the short channel effects. A comparative study is
made through various performance metrics between single material (SM) GS-DG, dual
material (DM) GS-DG, and dual material single halo (DM-SH) GS-DG MOSFETs. The
key idea behind this investigation is to provide a physical explanation for the improved
analog and RF performances exhibited by the device.
Figure 4.12: Schematic structures of DG-MOSFETs of SM-GS-DG, DM-GS-DG and
DM-SH-GS-DG with different device cases named as D1, D2 and D3 respectively.
The schematic of cross-sectional view of the DG-MOSFETs (n-channel) with a
channel length (Lg) considering 40 nm Source/Drain length (LS/LD). The silicon
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thickness (tSi) is about 10 nm and the source drain doping is uniform with ND density
of 1020 cm−3. The Equivalent Oxide Thickness (EOT ) is about 1.1 nm. The
thicknesses of SiO2 and equivalent HfO2 are about 1.0 nm, 0.1 nm respectively. The
work function for the gate electrode is assumed as 4.77 eV for single material structures
and 4.8 eV and 4.6 eV for dual material structures. The channel engineering concept is
applied in the structural model with a ratio of 1 : 4 as shown in Fig 4.12. According to
channel engineering, the comparative study and the performance evaluation have been
done between three different cases of the calibrated model [78] as summarized in Table
4.10. The default value for the z-direction is considered as 1 µm for the simulations.
Table 4.10: Device Structures Considered in study
Device Case Name
NA (p-type)
(cm−3)
Channel Engineering
(Halo Doping) ratio
Gate Metal
Work function (eV )
SM-GS-DG D1 1016 1(40 nm) φm1 = 4.77
DM-GS-DG D2 1016 1(40 nm) φm1 = 4.8, φm2 = 4.6
DM-SH -GS-DG D3 1018 : 1016 1 : 4(10 nm : 30 nm) φm1 = 4.8, φm2 = 4.6
4.4.1 Electrostatic Performance
(a) (b)
(c) (d)
Figure 4.13: Simulated parameters for n-MOSFET along the channel position (from the
Source to the Drain, from the left to the right) for the device cases at VDS = 0.1 V and
0.5 V (a) Surface potential, (b) e-Mobility, (c) e-Velocity, (d) E-Field.
The surface potential, e-mobility, e-velocity and E-field along the channel for D1 to
D3 with VDS = 0.1V , 0.5 V and VGS = 0V to1V in step of 0.025V are shown in Fig. 4.13.
In all figures, the position along the channel (from the Source to the Drain) is plotted in
the x-axis direction where 0.06µm indicates the center of the channel. The difference in
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the value of work function of the two gate materials in the DM gate devices results in an
additional peak that influences the transport phenomena. Fig 4.13 (a) shows the surface
potential of the device. This parameter can be controlled by adjusting the work function
of the gate metal and the doping concentration, which consequently leads to control the
threshold voltage. The additional peaks of electron mobility and electron velocity near
the source side for DM devices impact the carrier transport efficiency, as shown in Fig
4.13 (b) and (c) respectively. In Fig 4.13 (d), the peak value of the electric field near
the drain side is somewhat reduced for the DM devices as compared to SM counterpart.
Again, the halo effect, in addition to DM i.e. D3 device, shows a small increase in
potential due to the abrupt change of doping profile compared with D1. The increase in
surface potential, at the abrupt doping profile junction, reduces the electric field resulting
in smaller DIBL and HCEs, which are the major effects in the case of the short channel
devices. Moreover, the lower potential at the drain side in D3 implies the reduction of
drain conductance (gd), which in turn improves the analog circuit performance of the
device. The ID−VGS transfer characteristics in linear and log scales are shown in Figure
(a) (b)
Figure 4.14: Drain current (ID) of n-MOSFET in both linear and log scale as a function
of gate to source voltage (VGS) for (a) VDS = 0.1 V (b) VDS = 0.5 V .
4.14 for D1, D2 and D3 configurations. Vth is maintained to a constant value for all the
device cases at VDS = 0.1 V as a consequence of the leakage current is quite constant.
In Figure 4.14 (a), it is interested to note that the leakage current (Ioff ) is varying in
between 10−11 A/µm and 10−13 A/µm for all devices. However, in Figure 4.14 (b), the
device D2 gives higher drive current because of the additional peaks in electron mobility
and the electron velocity. In the device cases of high-k with interfacial oxide, (SiO2)
layer, the gate leakage current is reduced. The high-k gate dielectric material increases
the capacitive coupling, which decreases the leakage current. The CMOS standby power
is affected by the subthreshold current. MOSFETs designed for low power consumption
and high-speed nano scale digital applications work at the sub-threshold regime. The
sub-threshold current affects the dynamic circuits. A steep sub-threshold slope (SS) is
required for switching operation. The inset SS values of Figure 4.14 are somewhat higher
in case of DM devices i.e. 64 to 65mV/decade, which are acceptable as the ideal value of
SS is 60mV/decade. D2 and D3 devices show higher SS which provides larger amounts
of drive current in saturation regime, due to an improved carrier transport efficiency.
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4.4.2 Analog/RF Performance Metrics
The device described here designed as per 45 nm technology node and beyond the
high-k dielectrics (mostly HfO2) are used in gate stacks to achieve a small equivalent
oxide thickness (EOT ) with the aim to reduce the gate leakage current, the threshold
voltage and supply voltage [7]. However, one of the key issues is the process induced
defect that degrades device mobility resulting in poor performance and reliability [113].
So in this simulation, the interface trapped charge density at the semiconductor to
insulator interface is set to 4× 1011 cm−2. The typical concentration of trapped charge
density ranges between 1010 cm−2 to 1011 cm−2 in thin interface layers [108]. The
electron and hole surface recombination velocity is defined around 1× 104 cm/s. Based
on the TCAD simulations of the device the analog and high-frequency performances
are discussed through the extracted and calculated data presented in the following
graphs and tables.
The variations of the transconductance and transconductance generation factor with
VGT for 0.5 V are shown in Fig. 4.15 (a) for the three devices. The gm and TGF
parameters are defined and calculated by Eq. 4.1 and 4.2. It is evident from Fig. 4.15
(a) (b)
Figure 4.15: (a) Transconductance generation factor (TGF ) and Transconductance (gm)
as a function of gate overdrive voltage (VGT ) for VDS = 0.5 V (b) Drain Current (ID)
and Output Transconductance (gd) as a function of VDS at VGS = 0.5 V
(a) that the gm is higher in the subthreshold regime for the DM devices than the SM
device. However, the device with lateral asymmetric channel (LAC) shows a lower gm
because of the higher doping concentration reduces the surface mobility that consequently
reduces the drain current. The ideal value of TGF is limited to ≈ 40V −1 at minimum
SS of 60mV/decade of the device. The variation of TGF occurs at subthreshold region
of operation for the three studied devices. A slight reduction (10%− 12%) in the value
of TGF can be observed for the DM devices. This reduction is due to the higher value of
ID. However, it will not affect the performances in the subthreshold regime drastically.
Because TGF can be termed as the available gain per unit value of the power dissipation
and the power dissipation is lower in the subthreshold regime. The drain current and
output conductance as a function of VDS for different cases at VGS = 0.5V are presented
in Fig. 4.15 (b). The output conductance gd is defined and calculated by Eq. 4.3. The
SM structure leads to a higher value of gd than the DM structures. In a DM device, as
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VDS is increased beyond pinch-off, the additional voltage is absorbed under gate metal
towards drain end (φm2) rather than under gate metal near source end (φm1). Hence,
the channel region under φm1 i. e., the source end of the channel is effectively screened
from variations in the drain potential. As a result, VDS hardly has any influence on ID
beyond saturation thereby producing a very small value of gd. Moreover, the width of
the drain depletion region becomes less in DM devices resulting in a further reduction
in output conductance in such devices as compared to the SM device.
CMOS analog circuits require transistors with low output conductance to achieve
high gains. Large gd means low output resistances which resulting in an increase in ID
with VDS in the saturation regime. The components are associated with this increase,
namely channel length modulation (CLM) and DIBL. Moreover, a low gd induces a
higher early voltage of the device as furnished in Eq. 4.6. Fig. 4.15 (b) shows a good
control of CLM and DIBL owing to low gd value for the D3 device.
VEA = ID/gd (4.6)
AV = gm/gd = (gm/ID)× VEA (4.7)
Fig. 4.16 (a) shows the variation of the Early Voltage (VEA) and intrinsic gain (AV )
as a function of VGT which is calculated and defined by Eq. 4.6 and 4.7 respectively.
For better analog performances, the VEA and AV should be higher as possible. The D2
and D3 devices, i.e. DM configurations, show better values than the D1 device (SM).
The improvement in VEA leads to improve the output resistance because of reductions
of SCEs in the DM devices. As before, a significant improvement in the device gains
is evident in Fig. 4.16 (a) for the DM devices in comparison to the SM device. Such
improvement in the device gain for the DM devices is mainly due to the reduced gd and
partially due to the improved gm in such devices, as observed in Fig. 4.15 (a). The
intrinsic capacitances Cgs and Cgd as a function of VGT for both subthreshold and above
threshold or strong inversion regions are shown in Fig. 4.16 (b). The Cgs values are
(a) (b)
Figure 4.16: (a) Early voltage (VEA) and intrinsic gain (AV ) as a function of gate over
drive voltage (VGT ) for n-MOSFET at VDS = 0.5 V . (b) Gate to source capacitance
(Cgs) and gate to drain capacitance (Cgd) as a function of gate over drive voltage (VGT ).
considerably lower for DM devices than the SM device. It is due to the lower electron
concentration at the source side of the device. Because of higher electron concentration
at the drain side, the DM devices (D2 and D3) show a higher value of Cgd. It is observed
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that both capacitances Cgs and Cgd start increasing with VGT increase until saturation.
After saturation, both values become constant as expected because; the additional VDS
cannot affect the junction.
Fig. 4.17 (a) emphasizes that the DM devices provide higher fT in the above
threshold voltage region than the SM device. The difference in fT is mainly due to the
difference in gm. It is partially due to the higher value of total capacitance (Cgs + Cgd)
as observed in Fig. 4.16 (b). The maximum value of the peak of fT corresponds to the
point between the minimum gate-drain/source capacitance and the peak of
transconductance. Higher transconductance and lower parasitic gate capacitances are
found for the device D2 as compared to other devices considered in this study.
Moreover, Fig. 4.17 (a) reveals that fT is higher for D2 reflecting superior gate
controllability due to dual metal gate.
(a) (b)
Figure 4.17: RF FoMs as a function of gate over drive voltage (VGT ) at VDS = 0.5 V
of n-MOSFET (a) Cut off frequency (fT ) and gain transconductance frequency product
(GTFP ) (b) Gain frequency product (GFP ) and transconductance frequency product
(TFP ).
TFP = (gm/ID)× fT (4.8)
TFP = (gm/ID)× fT (4.9)
A unique FoM for analog/RF performances is the gain transconductance frequency
product (GTFP ) as given in Eq. 4.5 and plotted in Fig. 4.17 (a). The peak value of
GTFP is achieved at VGS = 0.525 V for all the configurations, where the level of drain
current is quite low, i.e. ID ≈ 10−5 A/µm. It is interesting to note that the voltage
corresponds to VGS just above 150 mV of the threshold voltage of the device. This
allows the circuit designer to determine the best region of operation by trading off
among gain, transconductance and speed. Here the device D2 shows higher GTFP as
compared to other configurations because of higher fT , gm and lower gd. The product
of gm/ID and fT i.e. TFP is calculated by Eq. 4.8 and represents a tradeoff between
power and bandwidth. TFP is also utilized in moderate to high speed designs.
Similarly, gain frequency product i.e. GFP , as given in Eq. 4.9, is also a very
important parameter for operational amplifiers in high frequency application. The
GFP and TFP parameters as a function of VGT for VDS = 0.5 V are plotted in Fig.
4.17 (b). It appears that GFPand TFP are started linearly increasing with the
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increase of VGT in sub threshold region and hold an optimum value then start
decreasing in saturation region. The DM devices show better GFP and TFP values
than the SM device. This is due to the high gm and fT values of DM devices.
Table 4.11: RF performance of different devices for VDS = 0.5 V
Device
Cgs
(fF )
Cgd
(fF )
fT
(GHz)
GFP
(GHz)
TFP
(GHz/V )
GTFP
(GHz/V )
D1 1.651 0.251 286.75 1.535× 104 3.584× 103 1.535× 105
D2 1.064 0.307 425.91 2.603× 104 5.162× 103 2.662× 105
D3 1.031 0.324 421.33 2.843× 104 4.071× 103 2.247× 105
As stated theTGF is slightly lower in case of DM device, but that will not hamper
much in the device performance. Similarly, the peak values of RF FoMs like
fT , GFP, TFP and GTFP are compared for various DG configurations at VDS = 0.5 V
in Table 4.11. From the data given in the table, the fT , TFP and GTFP values are
better in case of DM-GS-DG case, i.e. D2 device. Because of the high doping profile
near the source in case of DM-SH-GS-DG, i.e. D3, the device shows somewhat lower
values of previously enumerated parameters than the D2 device.
4.4.3 Linearity Analysis
The higher order derivatives of ID−VGS i.e. gm2 and gm3 against gate to source voltage
(VGS) for different device cases at VDS = 0.1 V are plotted in Fig. 4.18 (a) and (b)
respectively. Generally, for better linearity and lesser distortion the amplitude of gm2
and gm3 should be less. The value of VGS at which the higher order of transconductance
parameters (gm2 and gm3) are become zero is known as zero crossover point (ZCP) which
decide the optimum bias point for device operation. From the Fig. 4.18 (a) and (b), the
DM architectures show lower value for both gm2 and gm3 as compare to SM counterpart.
The D3 device i.e. DM-SH device gives minimum amplitudes of gm2 and gm3 as it shows
a lower gm.
(a) (b)
Figure 4.18: (a) gm2 (b) gm3, as a function of gate to source voltage for VDS = 0.1 V .
V IP2 and V IP3 are the second and third order harmonics respectively and presented
in Fig. 4.19 (a) and (b). These are the valuable FOMs, which can properly determine
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(a) (b)
Figure 4.19: (a) V IP2 (b) V IP3, as a function of gate to source voltage (VGS) at VDS =
0.1 V for n-channel device cases.
the distortion characteristics. The amplitudes of V IP2 and V IP3 should be as high as
possible for achieving high linearity. It can be seen from Fig. 4.19 (a) and (b) that the
peak points of V IP2 and V IP3 are significantly increases for D3 architecture as compared
to other devices. This is due to the reduced harmonic distortion i.e. amplitudes of gm2
and gm3 as discussed in Fig. 4.18 owing to improvement in carrier transport efficiency
and less leakage current. Thus, DM-SH is more linear than SM and DM counterparts.
(a) (b)
Figure 4.20: Comparison of Linearity Parameters as a function of gate to source voltage
(VGS) at VDS = 0.1 V of n-MOSFET (a) IIP3 (b) 1-dB Compression Point.
Again IIP3 and 1-dB compression point are two more important FoMs for evaluating
the linearity performance. Fig.4.20 (a) and (b) represents the variation of IIP3 and 1-
dB compression point with VGS at VDS = 0.1 V for all three configurations. 1-dB
compression point is nothing but the input power value in dB at which the gain of the
low noise amplifier drops by 1-dB. It is a crucial parameter for an amplifier as it gives the
idea about maximum power handles by the amplifier. The D3 configuration shows peak
amplitude in the case of 1-dB compression point as compared to others. It is because
of the step profile in potential as discussed in Fig.4.13 (a) which enhances the carrier
transport and improved gate controllability.
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4.4.4 Validation with Reported Experimental Results
In accordance with ITRS for analog and mixed signal CMOS technology with 45− nm,
the target Ion = 651µA/µm.
Table 4.12: Validation with Reported Experimental Results-1
Parameters
Widiez et al. [131] Ch.-2 (high-k)GS-DG
DG SG (Si3N4) (HfO2)
Ion (µA/µm) 506 346 570 568
Ioff (µA/µm) 4.3× 10−9 8.3× 10−7 2.75× 10−10 3.01× 10−10
Vth (V ) 0.45 0.3 V 0.325 0.3
SS(mV/decade) 64 80 61.21 62.19
Table 4.13: Validation with Reported Experimental Results-2
Parameters
Ch.-4 Miscellaneous Design of GS-DG
SM-GS-DG DM-GS-DG DM-GS-SH-DG
Ion (µA/µm) 646.6 661.9 608
Ioff (µA/µm) 5.3× 10−13 1.3× 10−12 1× 10−12
Vth (V ) - - -
SS(mV/decade) 62.36 64.07 64.48
4.5 Summary
In this chapter high-k dielectrics have been investigated as an alternative to Silicon
dioxide (SiO2) based gate dielectric for nanoscale semiconductor devices. Analog/RF
figures of merit (FoMs) such as transconductance, early voltage, transconductance
generation factor (TGF ), intrinsic gain, cutoff frequency, gain bandwidth product are
explored for the device. The impact of channel length, metal gate work function, and
miscellaneous device design are worked out with a solid understanding of what is
happening in the device and extension towards linearity analysis.
The following technical topics and contributions are presented in this chapter:
• Various high-k dielectrics on DG-MOSFET (Section 4.1)
This section presents the impact of the high-k oxide layer as single and gate stack
(GS) in view of the analog and RF performance of DG-MOSFET at the nanoscale
through 2-D device simulation. The key idea behind this investigation is to provide
a physical explanation for the improved analog and RF performance exhibited by the
device. It is observed that devices that have single oxide layer gate dielectric Si3N4
i.e. D2 and devices with gate stack i.e. D5, the DIBL is improved by 6.77% and
SS value is decreased by 1.85%. For analog performances the early voltage is raised
by 5.91%, the gain of the device is improved by 2.44% and TGF values increases by
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1.62%. Similarly the RF performances like fT , GTFP , GFP and TFP are improved
by 10.24%, 34.37%, 10.99% and 13.81% respectively for device D5 over device D2.
Similarly comparing the device with HfO2 as single layer dielectric i.e. D3 with
double layer i.e. D6 it is observed that D6 have an improvement of 45.54 % in DIBL,
70.53% in VEA, 16.19% in gain, 5.15% in fT , 18.76% in TFP and 50.68% in GTFP
over D3.
It has been observed that the performance enhancement of GS configurations (k=7.5
i.e device D5 in the study) is encouraging as far as the nanoscale DG-MOSFET is
concerned. Also it significantly reduces the SCEs. Parameters like DC gain of
(91.257 dB, 43.436 dB), nearly ideal values (39.765 V − 1, 39.589 V − 1) of TGF , an
early voltage of (2730 mV , 16897 mV ), cutoff frequency (294 GHz, 515.5 GHz) and
GTFP of (5.14 × 105GHz/V , 1.72 × 105GHz/V ) for two different values of
VDS = 0.1 V and 0.5 V respectively are found to be close to ideal values. Analysis
shows an opportunity for realizing HP analog and RF circuits with the device
proposed in this section i.e. device D5.
• Impact of Channel Length on GS-DG MOSFET (Section 4.2)
A systematic study to show the impact of channel length on the analog/RF
performances of GS-DG architecture. The downscaling of channel length becomes
the biggest challenge to maintain a higher speed, low power and better electrostatic
integrity for each generation. This investigation is done to find out the potential of
the channel length in view of analog and RF performance measures of sub-100 nm.
The improvement in GTFP with L down scaling continues up till 40 nm where a
peak value of 1.33 × 105GHzV −1 is attained. Beyond 40 nm, peak GTFP value
reduces to 1.20×105GHzV −1 in 30nm GS-DG MOSFET due to SCEs (peak gm/ID u
34.669V −1 and AV u 35.458dB, Table 4.5 and 4.6). The optimized performance values
of "L" will be 40 nm for the chosen device dimension DIBL = 37.24 mV/V, SS =
65.95mV/decade, Ion = 1.912mA,AV = 41.92dB, fT = 425.80GHz,GTFP = 1.33×
105GHz/V . The other device parameters could also be properly chosen for further
downscaling of the transistor.
For shorter gate length devices (L = 30nm), the design results in an impressive 69.10%
improvement in fT along with 36.31% enhancement in “sweet spot” as compared to
L = 60 nm. The study generates an optimized channel length of L = 40 nm for
the designed device dimension in connection with the analog and RF performance for
circuit design.
• Impact of Metal Gate Work Function on GS-DG MOSFET (Section 4.3)
A quantitative assessment on the GS-DG MOSFET performance values are
numerically calculated with different gate metal work function
(φm = 4.52 eV, 4.6 eV, 4.7 eV ). The effect of electrostatic control on DC, analog and
RF FoMs have been investigated.
When gate metal work function was raised from 4.52 eV to 4.6 eV , the SS and DIBL
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were decreased by 0.83% and 2.3%, respectively. Similarly, the output conductance
(gd) is decreased by 62.73%, and AV is increased by 15.23% in 4.6 eV case. These
results enhance the important FoMs of the technology, i.e. TGF by 4.51%, fT by
14.10%, TFP by 43.13%, GFP by 30.3% and GTFP by 77.27% for the 4.6 eV device
case as compare to its counterpart the 4.52 eV case.
• GS-DG-MOSFET with Miscellaneous Device Design (Section 4.4)
The analog performance, as well as some new RF FoMs, are proposed for the first time
on GS-DG MOSFET with various gate and channel engineering. The comparison is
made through various performance metrics between single material (SM) GS-DG, dual
material (DM) GS-DG, and dual material single halo (DM-SH) GS-DG MOSFETs.
The key idea behind this investigation is to provide a physical explanation for the
improved analog and RF performances exhibited by the device.
The DM-GS-DG device, i.e. D2, shows an interesting improvement in early voltage
by 91.41%, gain of the device by 14.06%, cut off frequency fT by 48.53%, GTFP by
73.42%, GFP by 69.57% and TFP by 44.02% over its counterpart SM-GS-DG i.e.
D1 device. Moreover, the DM configuration with the addition of LAC doping i.e. D3
device shows optimum values in the case of AV and GFP . Only a decrement of 5.8%
in TGF for DM devices as compared to SM device will not hamper that much to the
performance. Therefore, the DM devices can be very attractive for ultra low-power
high-frequency analog/RF applications.
The analysis shows an opportunity for realizing high-performance analog and RF
circuits with the device are proposed. The DM-DG configurations can be preferred
over SM-DG as they show 48.53% improvement in fT , 25.54% in AV and more than
90% in VEA.
.
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Chapter 5
Role of Fin Aspect Ratio in sub-20
nm SOI-FinFET
Nowadays, FinFETs integrated into complex circuit applications, they
could fulfill the demand for smartphones and tablets with the better
performance and make for chips that compute faster. This chapter
presents a detailed analysis of the impact of fin height (HFin) and
width (WFin) on various AC figures of merit (FoMs).
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5.1 Sub-20 nm SOI FinFET
F inFETs are pragmatic DG devices, easy to fabricate, harder to optimize [60, 132].Since the gates are on the lateral sides, the edges of the transistor need to be
smooth, and the inter-gate distance should be in the 10 nm range. The underlying
mechanisms in planar DG and FinFETs are more or less the same, simply transformed
by a rotation from horizontalÂăto the vertical direction. Separating the two gates
(MugFET) is very useful for signal mixing and threshold voltage adjustment. But, if
the two gates are meant to stay interconnected, a more efficient solution is to fabricate
Triple-Gate FinFETs [133].
The FinFET technology is becoming more widespread as feature sizes within
integrated circuits fall, and there is a growing need to provide very much higher levels
of integration with less power consumption within integrated circuits. FinFETs are not
available as discrete devices. So, it is essential to simulate for studying performance
variation in view of analog and RF circuit application. In continuation of our previous
study on DG-MOSFET, it is a unique attempt has been made to present a deep
analysis of process variability dependency on various performance metrics of 3D
FinFET. The 3-D SOI-FinFET simulated in this work is shown in Fig. 5.1. Table 5.1
Table 5.1: Device Parameters as per ITRS 2013
Design HP LOP LSTP
This Work
FinFET/Trigate
Gate length,
Lg (nm)
20 20 20 20
EOT,
tox (nm)
0.84 0.9 1.2 0.9
Supply Voltage,
VDD (V )
0.85 0.67 0.87 0.7
typifies the design considerations of the device. An n-channel MOSFET having inter
facial oxide as SiO2 with high-k material (Si3N4) as spacer in the underlap regions are
modeled. The Source/Drain length (LS/LD) as 40 nm, and doping is uniform with ND
at a density of 1020 cm−3 is considered. The Equivalent Oxide Thickness (EOT ) is
0.9 nm [134, 135] and supply voltage VDD = 0.7 V . The work function for the gate
electrode is assumed as 4.5 eV . The undoped channel is maximizes the effective
mobility and hence on current density from the source [136]. Table symbolizes the
typical cases that are reckoned for device simulation.
Table 5.2: Typical cases of 3D SOI-FINEET for study
Device Design
[43,135,137]
HFin/Lg WFin/Lg
0.25, 0.6, 0.8,
1.0, 1.1, 1.3
0.25, 0.5,
0.6, 0.8
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Figure 5.1: Perspective view of SOI FinFET (a) 3-D view (b) 2-D view in x-y (c) 2-D
view in x-z . The metal and spacer regions are made transparent in (a).
5.1.1 Simulation Setup for this Work
• The φm adjusted to achieve the desired Vth value. The numerical simulation uses
the drift-diffusion [138] approach and field dependent mobility, concentration
dependant mobility and velocity saturation model [139].
• Suitable empirical parameter β is selected to calibrate the drift-diffusion
transport model. The inversion layer mobility models Lombardi (constant voltage
and temperature, CVT) [140,141] and Auger recombination models are included.
• All the structure junctions are assumed as abrupt, the biasing conditions are
reckoned at room temperature and the generation of smooth mesh [142] is done
in the simulation.
• The validity of the simulator has been investigated by comparing its results with
previous literature data. From Fig. 5.2, it can be noted that our simulation results
are in great agreement with Andrade et al. [134].
Figure 5.2: Simulation Setup are in good agreement with Experimental data
5.1.2 Static Performance of 3-D FinFET
The advantages of FinFET technology are higher drain current and switching speed, less
than half the dynamic power requirement with 90% less static leakage current [143,144].
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The most important geometric parameter of FinFET technology are fin height (HFin)
and fin width (WFin), which ratio known as aspect ratio (AR = WFin/HFin) [145]. The
structural classification of the device is FinFET (AR < 1), Trigate (AR = 1) and Planar
(AR > 1) [135]. Taller fins in the device shows higher on current (Ion) and narrow fins
establish SCEs immunity. A trade off is required in between device performances with
its aspect ratio [133].
(a) (b)
Figure 5.3: Drain current (ID) variability of process parameter (a) HFin (b) WFin in
linear scale as a function of gate to source voltage (VGS).
The variation of Fin height and fin width on drain current is plotted in Fig. 5.3. As
the height and width of the Fin increase the on current enhancement occurs. However,
if we observe the same plot on a logarithmic scale, then there is a high leakage current
for higher values of HFin and WFin. There is always a trade-off between Ion and Ioff for
device design. So, the device engineers can choose the optimum parameter dimensions
as per their requirement. The extracted values of Ion and Ioff for different HFin/Lg
(a) (b)
Figure 5.4: On current (Ion) and leakage current (Ioff ) with variation of (a) HFin (b)
WFin at VGS = VDS = VDD.
ratio are presented in Fig. 5.4 (a). As per our previous discussion, both the Ion and Ioff
increases with the increase in HFin. This is to confirm that for high drive current with
matching the current drivability taller fins are required, whereas narrow fins give better
SCE immunity. This is because an increasing in HFin the electric field in the silicon
region decreases which minimizes the leakage current. By comparing the Ion and Ioff
for all HFin/Lg cases, we can say that HFin = 0.6 × Lg is the optimum one as it gives
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a moderate value for both Ion and Ioff . Fig. 5.4 (b) discussed the sameIon and Ioff for
different WFin/Lg ratio. A wider fin width (WFin = 1 × Lg) give unacceptable SCEs,
whereas a narrower fin width (WFin = 0.2 × Lg) is more difficult to fabricate. So, we
can take the moderate one i.e. WFin = 0.6× Lg as the optimized WFin/Lg ratio.
(a) (b)
Figure 5.5: Variation of threshold voltage (Vth) of the device as a function of of (a) HFin
(b) WFin at VGS = VDS = VDD.
The Vth sensitivity towards HFin/Lg and WFin/Lg ratios are presented in Fig. 5.5.
Vth is extracted at the gate voltage where drain current ID is 100nA. ForHFin = 1.3×Lg,
the Vth value in the TG-SOI FinFET design is the smallest among the other HFin/Lg
ratios. That means the Vth decreases with increase in HFin/Lg ratio. For the multigate
structures like FinFET, Vth is dependent onWFin as the side gates influence the channel
potential. From the figures by comparing all the variations of HFin/Lg and WFin/Lg
ratios, the WFin or HFin = 0.6×Lg or 0.8×Lg can be considered as the optimum ones
for design consideration point of view.
Various performance metrics like gm, TGF, gd, VEA, Cgg, fT , Ro, and Gain (AV ) are
evaluated and the sensitivity of above said parameters with WFin, and HFin are
systematically presented in the following sections. Finally, depending upon the aspect
ratio (WFin/HFin) of the device, we have distinguished the 3-D device as FinFET or
Trigate or planar device. The intrinsic delay and power dissipation are also discussed
for all the three cases of the device.
5.1.3 Effect of HFin on Analog/RF Performance
Fig. 5.6 (a) and (b) show the plot of gm for 20 nm FinFETs at high (VDD/2) and low
(50mV ) drain biases for different HFin/Lg ratios. The other main device parameters are
Lg = 20 nm,WFin = 10 nm, tox = 0.9 nm, tbox = 40 nm, tsub = 70 nm,Lun = 5 nm, T =
300 K. for this analysis. To analyze the immense improvement in gm (∂ID/∂VGS) with
increase in HFin/Lg ratio, we have evaluated and studied the ID − gm curve. According
to the literature, access resistance problem is more serious in FinFETs. However, some
solutions are available like increasing the HFin out of the gate region [146]. The parasitic
resistance problem can be avoided by using higher HFin/Lg ratio which further increases
the drain current. This is also validated from Fig. 5.6 (a) and (b), both the parameters
i.e. ID, and gm are increasing with increase in HFin/Lg ratio. Higher ID, and gm values
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(a) (b)
Figure 5.6: Transconductance (gm) as a function of drain current (ID) of the device (a)
for VDS = 0.05 V (b) for VDS = 0.35 V .
are obtained for HFin = 1.1× Lg i.e. 22 nm and HFin = 1.3× Lg i.e. 26 nm cases.
(a) (b)
Figure 5.7: Drain conductance (gd) of the device as a function of drain to source voltage
(VDS) (a) for VGS = 0.05 V (b) for VGS = 0.35 V .
Fig. 5.7 (a) and (b) show the variation of output conductance (gd) with VDS at high
(0.35V ) and low (50mV ) gate biases for differentHFin/Lg ratio. Because of the wrapping
of gate from three sides of the channel and narrow Fin width, FinFETs have more
electrostatic control over the channel and it is fully depleted. For this reason drain bias
dependency (depletion width at drain side) is less, so is the channel length modulation
(CLM) which further minimizes the change in ID, and hence the gd (∂ID/∂VDS) is low.
Again from the Fig. 5.7 (a) and (b), gd increases with increase in HFin/Lg ratio which
can hamper the gain (gm/gd) of the device.
CMOS Analog circuits require transistors with low gd in order to achieve high gain.
Higher the gd means, low output resistance which resulting an increase in ID with VDS
in saturation regime. The components are associated with this increase, namely CLM
and DIBL. Fig. 5.8 (a) and (b) demonstrate the intrinsic gain (AV ) for different region
of operations of the FinFET with the variation of HFin/Lg ratio. From the figure, a
decrement in HFin/Lg ratio will depict a higher AV . This is due to the large reduction
in gd values for lower HFin/Lg ratios which is already discussed in Fig. 5.7 (a) and (b).
Transconductance generation factor (TGF = gm/ID) is plotted against VGS with a
variation of HFin/Lg ratio at two different VDS is plotted in Fig. 5.9 (a) and (b). TGF
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(a) (b)
Figure 5.8: Intrinsic gain (AV = gm/gd) as a function of gate to source voltage (VGS)
(a) for VDS = 0.05 V (b) for VDS = 0.35 V .
(a) (b)
Figure 5.9: Transconductance generation factor (TGF = gm/ID) as a function of gate
to source voltage (VGS) (a) for VDS = 0.05 V (b) for VDS = 0.35 V .
demonstrates the effective use of the current to achieve a desired value of
transconductance. The high value of TGF is advantageous to realize analog circuits
which are operating at low supply voltage. From the figure, the variation of TGF
occurs at subthreshold region (at low VGS and low VDS) of operation and almost same
TGF is achieved in strong inversion. This gm/ID ratio is inversely proportional to the
level of channel inversion i.e. to the higher ID value. Form Fig. 5.9 (a) and (b), lower
HFin/Lg ratios depict high TGF values and it gradually decreases as HFin/Lg ratio
increases in the subthreshold region of operation. This is due to the higher ID values
for larger HFin/Lg ratios as given in Fig. 5.6.
Also a low gd propagates a higher drain current to output conductance ratio, which
is nothing but the early voltage (VEA = ID/gd) of the device. Fig. 5.10 (a) and (b) show
the variation of VEA as a function of VGS for different HFin/Lg ratios at two regions of
operation. From the Fig. 5.10 (a) and (b), the devices with small HFin/Lg ratios have a
good control over CLM and DIBL owing to low gd value which further improves the VEA.
For better analog performance the VEA and AV should be as high as possible. The VEA
is increasing with a decrease in HFin/Lg ratio in the subthreshold region (VD = 50mV ),
however there is no such variations in the super threshold region (VD = 0.35 V ).
The Cgg value of the device increases with increase in HFin/Lg ratio. It is caused by
the increased fringing field density with HFin/Lg ratio. Sun et al. [137] have reported
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(a) (b)
Figure 5.10: Early Voltage (VEA = ID/gd) as a function of drain to source voltage (VDS)
(a) for VDS = 0.05 V (b) for VDS = 0.35 V .
(a) (b)
Figure 5.11: Total gate capacitance (Cgg) as a function of gate to source voltage (VGS)
(a) for VDS = 0.05 V (b) for VDS = 0.35 V .
that HFin = 0.6×Lg or 0.8×Lg are good for better SCE immunity. So, we have varied
HFin from 0.25×Lg to 1.3×Lg. As FinFET has a taller stripe, then the height of gate
electrode along the channel side walls is larger which increases the fringing field, so as
the total capacitance. Cut-off frequency fT is one of the most important parameters for
evaluating the RF performance of the device. Generally, fT is the frequency when the
current gain is unity.
From Fig. 5.12 (a) and (b), the variations of fT can be observed with respect to
VGS for different HFin/Lg ratios. As we know fT = gm/2piCgg, so both gm and Cgg
values will have equal and opposite influence on fT . The reduction in capacitance in
case of lower HFin/Lg ratios (refer Fig. 5.11) is further counterbalanced by reduction
of gm with lower in HFin/Lg ratio (refer Fig. 5.6). It is very much significant that the
forecast improvement in fT with traditional scaling of a FinFET can be only achievable
by choosing optimal value of HFin and WFin. The difference in fT is mainly due to
the difference in gm, and partially due to the higher value of total capacitance (Cgg).
The peak point of fT corresponds to the point between the minimum gate-drain/source
capacitance and peak of transconductance. It is also clear from Fig. 10 that fT is
highest for the device having HFin = 0.6 × Lg, reflecting superior gate controllability,
and hence higher transconductance and lower parasitic gate capacitances as compared
to other devices considered in our study.
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(a) (b)
Figure 5.12: Cutoff frequency (fT ) as a function of gate to source voltage (VGS) (a) for
VDS = 0.05 V (b) for VDS = 0.35 V .
(a) (b)
Figure 5.13: Output resistance (R0) of the device as a function of drain to source voltage
(VDS) (a) for VDS = 0.05 V (b) for VDS = 0.35 V .
Fig. 5.13 (a) and (b) show the output resistance (R0) for different HFin/Lg ratios at
low and high VDS . R0 also have an impact on the intrinsic gain (gm × R0). According
to the figure, the lower HFin devices predict larger R0. This is due to the improvement
in SCEs and lower values of gd (as R0 = 1/gd) for low HFin/Lg ratios (refer Fig. 5.7).
The important FoMs for circuit design application are discussed with various Fin
height and at a constant width of 10 nm. The impact of Fin width with a constant
height of 20 nm are as follows.
5.1.4 Effect of WFin on Analog/RF Performance
A systematically investigation with a variation of WFin/Lg ratio are done. For the
simulation in this section the main device parameters are Lg = 20 nm, HFin = 20 nm,
tox = 0.9 nm, tbox = 40 nm, tsub = 70 nm, Lun = 5 nm, VGS varied from 0 V -to-0.7 V ,
T = 300 K. By choosing a smaller WFin, we can able to minimize the longitudinal
electric field at the source side because of closeness of multiple gates [147]. However, as
scaling approaches the fundamental dimension such as atomic size range, the sensitivity
of the device parameters have a greater impact on the device performance. Fig. 5.14 (a)
and (b) show the gm − ID plot with a variation of WFin/Lg ratio at VDS = 0.05 V and
VDS = 0.35 V respectively. Here WFin is varied from 0.25× Lg to 1.0× Lg because for
this aforesaid technology node, Sun et al. [137] have reported that WFin = 0.6× Lg for
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(a) (b)
Figure 5.14: Transconductance (gm) as a function of Drain current (ID) of the device
(a) for VDS = 0.05 V (b) for VDS = 0.35 V .
FinFET and WFin = 1.0 × Lg for Trigate is required to minimize SCEs. Both ID and
gm are increasing with increase in WFin/Lg ratio as predicted and obtained maximum
values at WFin = 0.25 × Lg. The effect of series resistance is clearly visible from Fig.
5.14 (a) (low drain bias/linear region) by not following the linear dependency nature for
low WFin cases. From this analysis we can say that the RS is much higher for low Fin
width devices.
(a) (b)
Figure 5.15: Drain conductance (gd) of the device as a function of drain to source voltage
(VDS) (a) for VGS = 0.05 V (b) for VGS = 0.35 V .
Fig. 5.15 (a) and (b) demonstrate gd − VDS curve for different WFin/Lg ratios at
two regions of operation. The output conductance is related to the important device
dimensions as (gd ≈ 2HFin + WFin) [148]. So, gd is directly proportional to WFin i.e.
narrower WFin predicts lower gd values which is our requirement. It can be observed
that the gd variation is more for higher applied voltage (VGS = VDD/2) case. This
because of the device is heating at higher biasing voltage. Moreover, thinning the WFin
and reducing the supply voltage are worthy enough to reduce the body heating problem,
hence, the SCEs. So, the FinFETs with thinner fin width are well known for suppression
of SCEs because they are free from substrate associated degradation in the gd.
Fig. 5.16 (a) and (b) show the intrinsic gain (AV ) of the device against VGS with a
variation of WFin/Lg ranging from 0.25 to 1.0 at VDS = 50 mV and VDD/2. A higher
gain can be observed for the FinFETs having lower fin widths is due to the much lower gd
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(a) (b)
Figure 5.16: Intrinsic gain (AV = gm/gd) as a function of gate to source voltage (VGS)
(a) for VDS = 0.05 V (b) for VDS = 0.35 V .
(refer Fig. 5.15), which is because of the fully depletion of fins. A plot of TGF (gm/ID)
(a) (b)
Figure 5.17: Transconductance generation factor (TGF = gm/ID) as a function of gate
to source voltage (VGS) (a) for VDS = 0.05 V (b) for VDS = 0.35 V .
as a function of VGS for both linear and saturation regions of operation is given in Fig.
5.17 (a) and (b). gm/ID is more sensitive to WFin/Lg ratio at linear region (low VGS),
however in saturation region (high VGS), the variation seems to be much smaller (refer
the inset figure). As per Subramanian et. al [149] gm/ID has a strong dependency on
series resistance (RS) than any other parameter. So, ID,sat is a strong function of RS
and the ratio (gm/ID)sat is a weak function of RS hence less sensitive in saturation
region. The decrement in gd for low fin widths can also be explained in terms of higher
early voltage (VEA = ID/gd) as observed from Fig. 5.18 (a) and (b). VEA is used to
explain the ID−VDS curve for BJT, however in case of MOSFET, it is the hypothesized
intercept of saturation output characteristics on the VDS axis. However, we can say that
lower WFin/Lg ratios predict better VEA due to the reduction of substrate effect, body
heating problem, and better immunity towards SCEs as discussed under Fig. 5.15.
The Cgg−VGS data for different fin width at VDS = 0.05V and 0.35V are presented
in Fig. 5.19 (a) and (b) respectively. It can be measured that the Cgg values are much
lower for FinFETs with low WFin/Lg ratios. There is a 25.37% of reduction in Cgg
from WFin/Lg = 1 to WFin/Lg = 0.25. However from Fig. 5.14, we know that higher
WFin/Lg ratios also predict high transconductance values. So, increase in gm contributes
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(a) (b)
Figure 5.18: Early Voltage (VEA = ID/gd) as a function of drain to source voltage (VDS)
(a) for VGS = 0.05 V (b) for VGS = 0.35 V .
(a) (b)
Figure 5.19: Total gate capacitance (Cgg) as a function of gate to source voltage (VGS)
(a) for VDS = 0.05 V (b) for VDS = 0.35 V .
to abolish the increment of Cgg, which results a little variation in cutoff frequency for all
cases of WFin/Lg as shown in Fig. 5.20.
The high frequency (fT = gm/2piCgg) of operation for different WFin/Lg ratios can
be observed from Fig. 5.20 (a) and (b). fT is extracted at which the current gain is
unity. A little improvement of fT can be observed with increase in fin width. This
difference in fT is mainly due to the difference in gm, as observed in Fig. 5.14, and
due to the higher value of total capacitance (Cgg), as observed in Fig. 5.19. The peak
point of fT corresponds to the point between the minimum gate capacitance and peak
of transconductance.
Fig. 5.21 (a) and (b) compare the output resistance (R0) with a variation of WFin
ranging from 5 nm to 20 nm at low VGS(50 mV ) as well as high VGS(0.35 V ). There
is no such variation in R0 with respect to WFin/Lg ratio observed for lower VGS case.
However, there is a significant variation in case of higher VGS with WFin/Lg ratio. This
is because of the dependency of R0 on electric field and possibly due to bias voltage.
From Fig. 5.21 (b), a low value of R0 is observed for thicker WFin values where current
crowding or electron pile-up effects are more serious. This results an improvement in
drive current and transconductance as discussed under Fig. 5.14. So, FinFETs with high
WFin/Lg ratio give higher gm, but they have a poor gate control results severe SCEs
(low device gain) and FinFETs with low WFin/Lg ratio predict high series resistance
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(a) (b)
Figure 5.20: Cutoff frequency (fT ) as a function of gate to source voltage (VGS) (a) for
VDS = 0.05 V (b) for VDS = 0.35 V .
which limits the achievable gm, but a better immunity towards SCEs as it shows higher
gain.
(a) (b)
Figure 5.21: Output resistance (R0) of the device as a function of drain to source voltage
(VDS) (a) for VGS = 0.05 V (b) for VGS = 0.35 V .
Up to this, we have systematically investigated the parameter variation (WFin and
HFin) effects on various device performances including DC as well as Analog/RF. From
the above study, taller fins are needed for higher current drivability and also shows a
little improvement in high frequency of operation whereas shorter fins are required for
better SCEs. From this point of view, the aspect ratio (AR = WFin/HFin) of the device
is a very interesting and significant parameter from FinFET design consideration point
of view. However, some fabrication limitations are major concerns to achieve such taller
fin heights and narrower Fin widths. The dependency of AR on intrinsic delay, power
dissipation, cutoff frequency, etc. are discussed in further section.
5.1.5 Impact of Aspect Ratio
In this section, according to the AR we have distinguished the device as FinFET, Trigate,
and Planar MOSFET. The device having HFin > WFin (i.e. AR < 1) is known as
FinFET, and the reverse i.e. HFin < WFin (AR > 1) is considered as Planar, and
where HFin = WFin (AR = 1) is called Trigate [145]. The main device parameters are
Lg = 20nm, tox = 0.9nm, tbox = 40nm, tsub = 70nm,Lun = 5nm, VGS = VDS = VDD =
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0.7 V, T = 300K,AR varied as (0.250, 0.385, 0.5, 0.6, 0.625, 0.8, 1.0, 2.0) [145,147]
(a) (b)
Figure 5.22: (a) Total gate capacitance (Cgg) (b) Cutoff frequency (fT ) as a function of
Fin aspect ratio (AR = WFin/HFin).
(a)
(b) (c)
Figure 5.23: (a) Drain leakage current (Ioff ) (b) Intrinsic Delay ((Cgg × VDD)/Ieff )
(c) Static power dissipation (VDD × Ioff ) as a function of Fin aspect ratio (AR =
WFin/HFin).
The total gate capacitance (Cgg) and cutoff frequency (fT ) with a variation of AR are
given in Fig. 5.22 (a) and (b) respectively. In case of Planar MOSFET i.e. for AR > 1,
the obtained Cgg is reasonably low which further enhances the fT . By comparing all
different AR cases, AR = 0.6 gives better values for both Cgg and fT .
From the circuit level design requirements, the intrinsic delay is the more important
measure to be analyzed. So to minimize the intrinsic delay ((Cgg ×VDD)/Ieff ), we have
included the optimization of delay with respect to aspect ratio. Where Ieff is the average
of drain current ID for VGS = VDD and VDS = VDD/2 and ID for VGS = VDD/2 and
VDS = VDD [150]. The Ioff , intrinsic delay, and static power dissipation (VDD × Ioff )
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with variation of AR ranging from 0.3 to 2 are plotted in Fig. 5.23 (a), (b) and (c)
respectively. For FinFET design with AR ≈ 0.3 and Planar design with AR ≈ 2, the
Ioff is reduced by a larger factor as compared to other designs including the Trigate
design (AR = 1). Similarly, intrinsic delay and power dissipation can be observed
and compared with different designs (FinFET, Trigate, and Planar). The Trigate design
(AR = 1) shows minimum delay but again maximum power dissipation as compared to its
counterparts. It is due to the high Ieff in case of AR = 1. However, the FinFET design
with AR = 0.3 and Planar with AR = 2 show optimum values of power dissipation.
5.2 Summary
In continuation with our previous chapters on DG-MOSFET, a unique attempt has
been made to present a deep analysis of process variability dependency on various
performance metrics of 3-D FinFET.In this chapter, we have addressed the Aspect
Ratio (AR = WFin/HFin) of FinFET and its impact on the important performance
measure for analog/RF circuit design. From the results, we have obtained that taller
Fins are required for higher drive current and narrower Fins for immunization to SCEs.
The following technical topics and contributions are presented in this chapter:
• Role of Fin Aspect Ratio in sub-20 nm SOI-FinFET (Chapter 5)
Now a days FinFETs integrated into complex circuit applications can fulfill the
demand of smart phones and tablets for better performance and make chips that can
compute faster. In this work a study has been made on the impact of Fin height
HFin and width WFin variations on various performance matrices including static as
well dynamic FoMs. The static or low frequency performances like threshold voltage
(Vth), on current (Ion), off current (Ioff ), power dissipation, transconductance (gm),
output conductance (gd), transconductance generation factor (TGF = gm/ID), early
voltage (VEA), gain (AV ) and dynamic or high frequency performances as gate
capacitance (Cgg), cutoff frequency (fT ), output resistance (R0), intrinsic delay are
systematically presented with the variation of device geometry parameters.
In case of HFin variation, HFin = 0.6 × Lg case shows the optimum device
performances in terms of gain and maximum frequency of operation. By thinning the
WFin, we can able to make the FinFET free from substrate related effects which
further improves the AV , VEA and R0 of the device. The Trigate (AR = 1) shows a
tremendous improvement in delay of the device because of higher Ieff . However,
FinFETs (AR < 1) and Planar MOSFETs (AR > 1) predict desirable improvements
in power dissipation and fT . So, the present work provides valuable results insights
in the performance measures of a FinFET or Trigate or Planar MOSFET, according
to the requirement for high performance (HP) or low standby power (LSTP)
applications. This contribution can be of great help to device engineers in designing
3-D devices as per their requirement in circuit application.
.
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Chapter 6
Temperature Dependence Inflection
Point in SDOI (Si directly on
Insulator) MOSFETs
The evaluation of ZTC/TCP is one of the key analysis for optimal
device operation and reliability. The sensitivity of various DG-
MOSFET and FinFET performances has been systematically analyzed
towards temperature variation. From the presented outcomes of this
work, it is evident that there exist different inflection points for ID, and
gm, which should be seriously taken into consideration for nanoscale
MOSFET based circuit operation.
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6.1 Back Ground Review
M OSFETs are widely used in the field of military, satellite communications,medical equipment, automobile, nuclear sectors, wireless and mobile
communications etc. as amplifier design, analog integrated circuits (ICs), digital CMOS
design, mixed-signal ICs, power electronics and switching devices. As per the demand
in a variety of applications and the use the nanoscale transistors, it is important to
analyze the performances at a wide range of temperatures [151,152]. Nowadays most of
the applications made up of ICs are based on CMOS technology. The CMOS
technology designed with SOI devices offer a reduction in junction capacitance, second
order effects. Along with it also has the immunity to SCEs. At a high-temperature,
unwanted flow of high leakage current through the well junction and presence of latch
up puts a limit on the use of bulk CMOS devices. However, due to the absence of the
well and latch up in SOI devices, it can be preferred for applications both at low and
high-temperature [15, 153–156]. It is desirable to bias the digital, and analog circuits
meant for wide temperature applications at a point where the V − I characteristics
show little or no variation with respect to temperature. This inflection point is
typically known as temperature compensation point (TCP ) or zero temperature
coefficient (ZTC) [157–161]. An inflection point on the behavior of MOSFET over a
wide range of temperatures (T ) influences performance of both analog and digital
circuits. This work is an investigation to find the point of inflection at which the
temperature coefficient is zero of Ultra-Thin Si directly on Insulator (UT-SDOI) single
gate (SG), double gate (DG), and gate stack double gate (GS-DG), n-MOSFET over
wide range of temperatures (100K − 400K) through 2-D device simulation.
6.1 Back Ground Review
Previously, Shoucair [162] and Prijic et al. [158] have identified the ZTC point for a bulk
CMOS in both linear and saturation regions for the temperature varying between 250C−
2000C. Groeseneken et al. [160] and Jeon, et al. [153] have experimentally demonstrated
the existence of ZTC point for thin and thick film SOI MOSFETs respectively. Osman et
al. [161] have presented both experimental and analytical results for the ZTC point over
a wide temperature range (250C−3000C) for the partially depleted (PD) SOI MOSFET.
They have identified two distinct ZTC points, in the linear as well as saturation region.
Tan et al. [163] have analyzed the fully depleted (FD) and lightly doped enhanced SOI
n-MOSFET over a wide range of operating temperatures (300 K − 600 K). They have
identified in both linear and saturation region. In contrary, exists only in the saturation
region.
The Double Gate (DG) MOSFET fabricated on SOI wafers is one of the most
promising candidate due to its attractive features of low leakage current, high drive
current (Ion), transconductance (gm), reduced SCEs, steeper sub-threshold slopes, and
suppression of latch-up phenomenon [37, 104–106]. It also offers a excellent option for
analog and RF applications [77, 80]. In chapter 4 , a detailed investigation on the role
of high-k gate dielectric in DG MOSFET considering both single layer and gate stack
configurations has been presented with the aim to optimize the high-k gate dielectric.
Investigation on Performance Metrics of Nanoscale Multigate MOSFETs towards RF and IC Applications 85
6.1 Back Ground Review
Also, the role of asymmetric channel doping like single halo (SH) and double halo (DH)
on various performance metrics of DG MOSFET has been studied. So far, insufficient
works have been reported in the literature for further investigation on ZTC point for
the multi-gate technology.
6.1.1 Zero-Temperature-Coefficient (ZTC) point
There are two ZTC points for a transistor, one for the drain current and the other for
the transconductance, and in general they have different values in linear and saturation
regions. These ZTC points are defined as the points at which the drain current or the
transconductance remains constant and independent of temperature. The ZTC points,
are values of VGS at which the reduction of the threshold voltage is counter-balanced by
the reduction of the mobility, and as a result, the value of the drain current or the value
of the transconductance remains constant as the temperature varies. For gate voltages
lower than ZTC, the decrease of threshold voltage is dominant, as a matter of fact
drain current increases with temperature, while for gate voltages higher than ZTC, the
mobility degradation predominates and drain current decreases with temperature. The
ZTC is asignificantÂăbias point for analog designers as it corresponds to a gate voltage
at which the device DC performance remains constant with temperature
ZTC biasing is one of the important techniques in high-temperature design especially
for an operational transconductance amplifier (OTA). The principal advantages of ZTC
technique are [164]:
• It maintains a constant operating point over a wide range of temperatures so that
no transistors operate out of saturation.
• It ensures the stability of the circuit over a wide range of temperatures.
• Design simplicity and ensures reliable circuit operation when several stages are
used.
It provides a bias point that is temperature independent. The main disadvantages of
ZTC are high overdrive voltage associated with ZTC bias results in reduced intrinsic
gain due to the small gm as well as reduced signal swing. The reduced gm with
temperature can affect the small signal performances of the amplifier like gain,
bandwidth, etc., especially when the amplifier is required to operate over a wide range
of temperatures.
In general, the behavior of drain current (ID) is exactly opposite before and after
an individual bias voltage with variation in temperature. The dependence of ID on
temperature is due to the mobility and high field effect by virtue of applied bias
voltage [87, 163]. There always exists the need to have a thorough investigation of the
performance for analog/RF applications at a wide range of temperature [152, 165]. To
the best of our knowledge, this is probably the recent approach for investigating a
detailed analysis of ZTC point to examine its reliability issues over a wide temperature
range (100 K − 400 K) as far as both analog and RF applications of a DG MOSFET
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with high-k metal gate (HKMG) technology is concerned. Performance comparison is
made between SG, DG, and GS-DG in UT-SDOI n-MOSFETs.
6.2 Device Description and Simulation Setup for GS-DG
MOSFET
The schematic diagram of three different structures UT-SDOI SG, DG, and GS-DG n-
MOSFETs are shown in Fig. 6.1. The physical dimensions of the structures are adopted
(a) (b)
Figure 6.1: Schematic diagram of the simulated devices (a) Single Gate (SG), (b) Double
Gate (DG) and Gate Stack Double Gate (GS-DG), UT-SDOI n-MOSFET
with the following specifications. The effective oxide thickness (EOT ) is 1.1 nm, the
silicon body thickness (tSi) is 10nm, the channel length (Lg) is 40nm with a fixed width
of 1µm, the source and drain extensions are of 60nm each with contacts vertically placed
(S and D, respectively). Metal gate technology is preferred in high-k dielectrics because
it solve the Fermi level pinning, screening of surface phonon based vibrations eliminate
the poly-Si gate depletion effect and the associated degradation in transistor performance
as reported Wilk et al. [166] and Chau et al. [115,167]. Hence, a metal gate work function
is tuned between 4.6eV to 4.8eV for maintaining a constant threshold voltage of 0.375V
at room temperature [37,106]. Molybdenum (Mo) is a candidate for gate material in FD-
SOI CMOS technology, because it is compatible with a standard CMOS process flow and
its work function can be adjusted within the desired range (4.5 − 5.0 eV ) via nitrogen
implantation as reported Ha et al. [168]. The undoped channel [169] (p-type u 1 ×
1016 cm3) for avoiding threshold voltage variation and highly doped source, drain (n-type
u 1×1020cm3) are set to reduce the effect of mobility degradation by coulombs scattering.
The structures are calibrated to meet the requirement of international technology road
map for semiconductors (ITRS) [7] for 45 nm technology node. According to ITRS, the
drain bias has been fixed at VDD = 1.0 V . To study the analog performance, simulation
is carried out with drain to source voltage VDS = 0.5 V (which is half of the supply
voltage i.e., VDD/2) [129] with a variable gate to source voltage VGS = 0 V to 1.0 V .
Threshold voltage (Vth) is extracted using constant current (ID = 10−6A/µm) definition
from the ID − VGS transfer characteristic.
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6.2.1 Consideration of Trapped Charges
During the pre and post-fabrication process, availability of the trapped charges are quite
common and cannot be neglected in nanoscale devices. Subsequently the effect has been
considered in the simulation. The trapped charges are closely connected to insulating
layer in MOSFET. The property of insulator directly controls them. The presence of
trapped charges creates an additional non-linear potential and a varying electric field
across the gate dielectric. The high-k gate stack reduces the electric field across the
layer of gate stack due to high permittivity. So a lower electric field will be required to
induce the inversion layer charge as Eq. 6.1 [87]
Qch = εdiEi (6.1)
Where Qch is inversion charge, εdi is the permittivity of dielectric and Ei is electric field.
Even if, trapped charge densities are enormous, it requires moderate potential across
the high-k gate stack layer. Consequently, the reduction of the threshold voltage and
supply voltages are maintained. This low electric field promote gate stack reliability
with huge unwanted charges inside. In 45 nm technology node and beyond the high-k
dielectrics (mostly HfO2) are used in gate stacks to achieve the low equivalent oxide
thickness (EOT ) to reduce gate leakage current, threshold voltage and supply voltages
[7]. However, one of the key issues is the process induced defect that degrades device
mobility resulting in poor performance and reliability [108, 113]. So in this simulation,
interface trapped charge density is considered at a semiconductor-insulator interface for
SG to be 1 × 1010cm−2 and for GS-DG is 4 × 1011cm−2. The typical concentration of
trapped charge density ranges between 1010cm−2 to 1011cm−2 in thin interface layer
as reported Castan et al. [170]. The electron and hole surface recombination velocity
considered as 1× 104 cm/sec. In this simulation, all the junctions of the structures are
assumed as abrupt, and the doping profiles are uniform.
The variation of relevant performance metrics for the devices as a function of
temperature are addressed in following subsections. The on-state drive current (Ion),
off-state leakage current (Ioff ), Ion/Ioff ratio, subthreshold slope (SS) are the few
important characterization parameters related to device scalability. As far as analog
circuits are concerned, the parameters like the transconductance (gm), output
conductance (gd), intrinsic gain (AV ), Q-factor play a prior role. Similarly cutoff
frequency (fT ), delay, EDP and sweet spot [171] are the most important parameters
for evaluating the RF performance of the device.
6.2.2 Static Performance Measure
As temperature increases, the mobility of carrier’s decreases due to scattering effects
which further reduces the Ion as shown in Fig. 6.2 (a). However, it can be observed
that DG configurations predict a significant improvement in Ion. Because of the high
current drivability, DG MOSFETs are highly demanded in the semiconductor industry.
Again the degradation in Ioff at high temperatures can be visible from Fig. 6.2 (b). It
is due to the lattice vibration, and phonon scattering phenomena play a significant role
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(a) (b)
(c)
Figure 6.2: (a) On state current (Ion), (b) Off state current (Ioff ), (c) on-off current ratio
(Ion/Ioff ) as a function of temperature for SG, DG, and GS-DG, UT-SDOI-MOSFETs.
as T increases. The Ion/Ioff ratio is an important parameter for switching applications.
It should be marginally high for a good switch. The off-current is significantly reduced
by DG device structures as compared to its counterpart SG as shown in Fig. 6.2 (b).
Similarly, because of improved carrier transport efficiency and low leakage current, the
DG configurations provides higher on-current as inclined in Fig. 6.2 (a). From Fig. 6.2
(c), it is clear that the on-off current ratio is much higher in DG configuration cases as
compared to SG case. It can also be observed that Ion/Ioff decreases with increase in
temperature. The Ioff shows a very low value for T < 200 K and starts increasing as
temperature increases beyond 200 K. This is due to low SS (refer Fig. 6.4) and high
Vth values at low temperatures. The temperature dependency of the ID is influenced by
Vth as [163].
ID(T ) ≈ µ (T ) [VGS − Vth (T )] (6.2)
The mobility term (which is hampered due to scattering effects at high T ) of Eq. 6.2
forces ID to decrease, whereas the [VGS−Vth] term (improves at higher T as Vth decreases)
increases ID with increase in temperature. But the behavior of ID with T shows just
adverse response at a fixed gate bias voltage. The effects of two controlling terms of
Eq. 6.2 are nullified at a fixed value of bias voltage, that inflection point is called as
temperature compensation point (TCP ).
Fig. 6.3 (a) & (b) shows the variations of ID and gm with VGS at different bias
temperatures. As per Eq. 6.2 at high gate bias,µ(T ) dominates because of the heavy
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(a) (b)
(c) (d)
Figure 6.3: Drain current (ID) and Transconductance (gm) as a function of VGS , Output
current (ID) and Output conductance (gd) as a function of VDS , with variation of
temperature for (a) & (c) SG, (b) & (d) GS-DG, UT-SDOI-MOSFETs.
lattice scattering at higher T . It leads to a reduction in the channel mobility which further
reduces ID. At low gate bias, term influences ID to raise because of the shrinking nature
of Vth with an increase in T . These two opposite effects cancel out each other at a value
of VGS where ID shows minimal fluctuation with T . This inflection point as shown in
Fig. 6.3 (a) & (b) is imminent in between VGS = 0.5 V to 0.6 V for all device cases.
The DG configurations exhibit higher drive current as compared to SG. ItÂăcreates an
opportunity to use multigate MOSFETs for integrated circuit applications.
At VGS < Vth, the channel is weakly inverted and ID is due to diffusion. The diffusion
current increases with T because of increase in intrinsic carrier concentration as per the
Einstein’s relation: D = µkBT , where D is the diffusion constant, µ stands for mobility,
kB is Boltzmann’s constant and T represents the temperature. At VGS > Vth, the value
of gm decreases with T due to the mobility degradation. The reduction in Vth with
temperature enhances gm, however the degradation of mobility reduces gm. These two
phenomena take care of each other to give rise a temperature compensation point for
gm. From the figure, we can conclude that the value of transconductance ZTC point
(0.4 V ) is lower than the drain current ZTC bias point (0.552 V ). The inflection point
for ID and gm are two important FoM in analog circuit design for both high and low-
temperature applications. In OPAMP (operational amplifier) based circuit design and
transistors used in biasing string can be biased at the inflection point for drain current
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to maintain a constant DC level. The input devices may be biased at the inflection point
for transconductance to achieve stable circuit parameters. The above said points are
obtained for constant bias conditions in case of floating body or body tied configuration
MOSFETs. Hence, there is only one possibility to bias the transistor i.e. either at
the inflection point for ID or gm. Moreover, this point is usually affected by process
variations. Hence, depending upon the nature of applications, the bias conditions are
picked accordingly. The simulated output current (ID) and output conductance (gd)
versus drain bias (VDS) at a VGS = 0.5V for different T are plotted in Fig. 6.3 (c) & (d).
Because of the aforementioned effects of µ(T ) and Vth with respect to T , the inflection
point can be observed in the figure.
The subthreshold Slope (SS) is the important parameter for calculating the off state
current. Furthermore, SS is calculated as Eq. 6.3 [28, 87]:
SS (mV /dec) =
∂VGS
∂ (log ID)
(6.3)
IDα exp (qVGS/ηkT ) (6.4)
ID is the drain current, VGS is the gate voltage, q is the charge of electron, k is the
Boltzmann’s constant, η is the body factor and T is the temperature. At room
temperature (300 K) and ideal condition (η = 1), the function changes by 10 for every
60mV change in VGS . The ideal value for the SS is 60mV/decade. Also the SS can be
related to temperature as Eq. 6.5 [28]
SS (mV /dec) ≈ 60mV T
300K
(6.5)
According to above relation, SS will vary according to T . From the extracted values of
Figure 6.4: Variation of Subthreshold slope (SS) as a function of temperature.
SS which is shown in Fig. 6.4, one can validate Eq. 6.5. As the temperature increases
from 300K, the SS values are rapidly increasing which degrades the device performance.
By comparing the SS values between SG and DG configurations, at 300K, the SG device
shows 71.68mV/decade whereas the DG devices show 62mV/decade that is near to the
ideal value.
6.2.3 Analog/RF FoMs
The intrinsic capacitances (Cgs and Cgd) during the inversion region is due to the
depletion charge encompassing near the drain and source respectively. These charges
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(a) (b)
Figure 6.5: Variation of (a) Cgs and Cgd, (b) Intrinsic delay as a function of temperature.
are depending on the junction width, temperature and applied bias. It can be observed
from the Fig. 6.5 (a), Cgs decreases with rise in T , however Cgd shows a reverse
phenomenon. In case of Cgd, the parameter starts to increase gradually with a raise in
T and obtain its supreme amount at T = 400 K. The sensitivity of intrinsic delay
(τ = CV/I) on T conceivably noticed from Fig. 6.5 (b). Significant degradation in τ is
observed for higher T is because of the larger values of intrinsic capacitances.
Furthermore, SG device more delays as compared to DG configurations, which affect
the speed of the device. ItÂăis due to the lower drive current (ID) and higher Cgs in
case of SG case.
(a) (b)
(c)
Figure 6.6: Total Capacitance (Cgs + Cgd) as a function of ID with different values
operating temperatures for (a) SG, (b) DG, and (c) GS-DG, UT-SDOI-MOSFETs.
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Fig. 6.6 discussed the total capacitance (Cgs+Cgd) as a function of ID with variation
in T . This parameter is required to evaluate the cut-off frequency (fT ) of the devices.
The hike in (Cgs + Cgd) occurs with reduction in T .
(a) (b)
Figure 6.7: Cut off Frequency (fT ) as a function of ID with different values operating
temperatures for (a) single gate and (b) double gate device.
The enhancement in fT occurs at higher drive current and lower T values in Fig.
6.7. This improvement in fT is partially due to the increment in gm and merely because
of the low values of intrinsic capacitances. From the Fig. 6.7, we can also claim that
DG configuration is deserving candidates for RF applications compared to SG device as
these devices give higher fT . Fig. 6.8 describes the dependency of intrinsic gain (AV )
(a) (b)
(c)
Figure 6.8: Intrinsic Gain (AV ) as a function of Cutoff Frequency (fT ) for all the devices
under study with different values operating temperatures.
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on cut-off frequency (fT ) with variation in T for SG and DG devices. It can be observed
that AV increases with the increase in T . High gain can be obtained for high temperature
as observed in Fig. 6.8. From the Fig. 6.8 (a), it has been observed that performance
wise DG devices are superior compared SG device under similar conditions. From the
same plot, it is shown that the gain of DG devices are about 50 dB compared to 40 dB
in case of SG device at the temperature 400K.
The crucial parameters for RF performances i.e the maximum achievable fT and
(gm/ID)×fT which is nothing but the ’sweet spot’ of the device are analyzed in the Table
6.1. From the observations, authors claim that the proposed devices show impressive
results in the desired temperature ranges. The fT and sweet spot of the device increases
as temperature decreases and attains their maximum values for T = 100K.
Table 6.1: Key high frequency circuit parameters for various temperatures
Temperature
in K
Peak cutoff frequency (GHz) Sweet spot (GHz)
SG DG GS-DG SG DG GS-DG
400 185.80 441.27 456.79 301.99 707.64 709.00
350 201.15 476.62 492.92 336.51 787.06 786.19
300 217.78 515.18 532.34 373.93 874.14 870.62
250 236.06 558.66 576.54 415.09 971.96 965.11
200 256.67 609.40 627.82 461.98 1084.64 1074.46
150 280.35 670.48 689.53 516.96 1218.45 1206.54
100 307.88 743.23 762.86 583.91 1378.91 1367.80
6.3 Modeling and Simulation Setup for SOI-FinFET
The geometrical process parameters of FinFETs are:
• Gate length (Lg): the physical gate length of FinFETs.
• Fin height (HFin): the height of silicon fin.
• Fin width (WFin): the width of silicon fin.
• Gate oxide thickness (Tox): the thickness of the gate oxide.
• Underlap channel length (Lun): the region under Si3N4 spacer.
Among all the parameters the HFin and WFin are the two which play a major role to be
investigated. A tradeoff is required between the wider fin which results in unacceptable
SCEs and narrower increases parasitic resistance and is hard to manufacture. Similarly
from the manufacturing point of view, a taller fin achieves a better layout efficiency and
higher current. So we have adopted various design parameters like WFin/Lg = 0.25, 0.5,
0.6, 0.8, 1 and HFin/Lg = 0.25, 0.6, 0.8, 1, 1.1, 1.3 in our simulation [135,137,172]. An
n-channel MOSFET, having interfacial oxide as SiO2 with high-k material (Si3N4) as
spacer in the underlap regions (Lun) is modeled. The Lun is considered as 5 nm from
both sides of the channel towards source and drain side. Fig. 6.9(a) and (b) show a 3-D,
as well as 2-D cross sectional view of the FinFET with Source/Drain length (LS/LD)
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as 40 nm. The source drain doping is Gaussian in nature with peak ND at a density
of 1020cm−3. The Equivalent Oxide Thickness (EOT ) is 0.9 nm [134, 138] and supply
voltage VDD = 0.7 V . The work function for the gate electrode is assumed to be 4.5 eV .
The channel is undoped which augments the effective mobility, and hence the current
density from the source [136].
(a) (b)
Figure 6.9: (a) Perspective 3-D (b) 2-D cross-sectional view of SOI FinFET
6.3.1 Effect of HFin and WFin on Scalability
From Fig. 6.10(a), as HFin/Lg ratio increases, there is a lofty leakage current observed
but with this SS also increases. However, with the same (high HFin/Lg ratio), parasitic
resistance problem can be avoided, which further increases the drain current. Similarly,
Fig. 6.10 (b) demonstrates that the leakage current can be significantly reduced for
lowerWFin/Lg ratio cases. It is because by picking a smallerWFin, we can minimize the
longitudinal electric field at the source side because of the precincts of multiple gates.
From both figures, it can be noticed that SS augments with the increment in both
ratios, i.e. HFin/Lg and WFin/Lg, although its value is very close to the ideal one, i.e.
60mV/decade.
The Ion and Ioff are very much dependent on vital device geometry parameters, i.e.
HFin andWFin. So, there is always an accord between Ion and Ioff for the device design
and device engineers can choose the optimum parameter dimensions as their requirement
for specific applications.
This is to confirm that for high drive current with matching the current drivability,
taller fins are required, whereas narrow fins give better SCE immunity. This is because
an increase in HFin results in decrease of the electric field in the silicon region which
enhances carrier mobility and further the on state current. By comparing Ion and Ioff
for all HFin/Lg cases, we can say that HFin = 0.6×Lg is the optimum one as it endues
a moderate value for both Ion and Ioff . Fig. 6.10 (c) discussed the same Ion versus Ioff
benchmark for different WFin/Lg ratios. From the figure, a wider fin width (WFin =
1 × Lg) gives unacceptable SCEs, whereas a narrower fin width (WFin = 0.2 × Lg) is
more difficult to fabricate. So, we can take the moderate one, i.e. WFin = 0.6 × Lg as
the optimized WFin/Lg ratio.
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(a) (b)
(c) (d)
Figure 6.10: Drain current (ID) of the device in log scale as a function of VGS with
variability of process parameter (a) HFin (b)WFin. On current (Ion) and leakage current
(Ioff ) with variation of (c) HFin (d) WFin at VGS = VDS = VDD.
6.3.2 Analog/RF performance with variation of Temperature
Fig. 6.11 (a) is imminent in between VGS = 0.34 V . It creates an opportunity to
use multigate MOSFETs for integrated circuit applications. Fig. 6.11 (b) presents a
plot for the important parameters which includes the variation of Ion, Ioff for different
temperatures. From the figure, it can be observed that the behaviour of Ion and Ioff
is opposite to each other with temperature variation. For high T values, the device
shows a fairly large Ioff and low Ion, which is just reverse in the case of low T . It is
because, as temperature increases, the mobility of carrier’s decreases due to scattering
effects that further reduce Ion. Again the degradation in Ioff at high temperatures is
due to the lattice vibration, and the phonon scattering phenomena play a significant role
as T increases.
From Fig. 6.12 (a), we can conclude that the value of transconductance ZTC point
(0.14 V ) is lower than the drain current ZTC bias point (0.34 V ). The inflection point
for ID and gm are two important FoM in analog circuit design for both high and
low-temperature applications. In OPAMP (operational amplifier) based circuit design
and transistors used in biasing string can be biased at an inflection point for drain
current to maintain a constant DC level. The input devices may be biased at an
inflection point for transconductance to achieve stable circuit parameters. The above
said points are obtained for constant bias conditions in the case of floating body or
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(a) (b)
Figure 6.11: (a) Drain current (ID) as function of Gate Voltage (VGS) both in linear and
log scale (b) leakage current (Ioff ) versus on current (Ion) with variation of temperature.
(a) (b)
Figure 6.12: (a) Transconductance (gm) and (b) Cut off frequency (fT ) as a function of
Gate Voltage (VGS) with variation of temperature.
body tied configuration MOSFETs. Hence, there is only one possibility to bias the
transistor, i.e. either at an inflection point for ID or gm. Moreover, this point is usually
affected by process variations. Hence, depending upon the nature of applications, the
bias conditions are picked accordingly. The enhancement in fT occurs at higher drive
current and lower T values. This improvement in fT is partially due to the increment
in gm and merely because of the low values of intrinsic capacitance. At low
temperature, the growth of cut-off frequency fT is due to a steep increase in mobility
and in turn gm shown in Fig. 6.12 (b).
From the Fig. 6.13 (a), a high gain can be obtained for high temperatures in the
subthreshold region and the reverse effect in the superthreshold region. Fig. 6.13 (b)
presents one crucial parameter for analog/RF application, i.e. the ’sweet spot’
(settlement among power, speed of operation and linearity), which is signified by the
peak of transconductance to the current ratio (gm/ID) and cut-off frequency (fT )
product. The variation of the ’sweet spot’ with ID for a broad range of T (100 K to
400 K) is well examined from Fig. 6.13 (b). The device predicts pretty higher
gm × fT /ID values at low T and gradually starts decaying with the increase in T.
The extracted static parameters like Ion, Ioff , Ion/Ioff , and power dissipation (PD =
Ioff×VDD) for a wide range of T variation are arranged in Table 6.2. All the parameters
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(a) (b)
Figure 6.13: (a) Intrinsic Gain (AV ) versus Cut off frequency (fT ) (b) Sweet Spot as a
function of Drain Current (ID) with variation of temperature.
Table 6.2: Static performance of FinFET with T variation
Temp.
(K)
Ion
(µA)
Ioff
(nA)
Ion/Ioff PD(Ioff × VDD)(W )× 10−8
100 128 16.03 7961.96 1.122
200 117 69.83 1670.96 4.888
300 108 211.01 512.33 14.77
400 101 492.53 205.52 34.47
predict significant improvements in the lower range of T values. The performances start
deteriorating as T increases. With reference to temperature 300 K the deteriorated
parameters are Ioff by 77.04%, on-off ratio by 79.01%, and 77.04% in PD, while T steps
up. Table 6.3 reveals the dynamic analysis of FinFET towards temperature sensitivity.
The performances like fT , “sweet spot”, energy, and EDP are exported and compared
for different temperatures. Alike the above discussed static performances, the dynamic
parameters are also depict numerous enhancements at detrimental temperatures.
Table 6.3: AC/Dynamic performance of FinFET for different values of T
Temp.
(K)
Cgg(F )
×10−18
Peak fT
(GHz)
Sweet Spot
(THz/V )
Delay
(CV/Ieff )(ps)
Energy (CV 2)(J)
×10−18
EDP (Js)
×10−29
100 92.236 465 23.5 0.506 45.195 2.29
200 92.178 412 13.8 0.553 45.167 2.5
300 92.217 370 9.47 0.597 45.186 2.7
400 92.325 336 6.7 0.638 45.239 2.89
6.4 Summary
The evaluation of ZTC/TCP is one of the key analysis for optimal device operation
and reliability. We have systematically analyzed the sensitivity of various device
performances towards temperature variation. From the presented outcomes of this
work, it is evident that there exist different inflection points for ID, and gm, which
should be seriously taken into consideration for nanoscale DG-MOSFET or 3-D
FinFET based circuit operation.
The following technical topics and contributions are presented in this chapter:
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• Device Description and Simulation Setup for GS-DG MOSFET (Section 6.2)
The inflection point due to the temperature of the SG, DG, and GS-DG, UT-SDOI
MOSFETs have been investigated using 2-D numerical simulation. The simulation
results presented gave a detailed idea about the TCP or ZTC bias point for ID and
gm. Also, a comparison is made between various parameters like
SS, Ion/Ioff , gm, gd, AV , EDP , delay, Q-factor, fT and sweet point among the
proposed devices over wide range of temperatures. It can be observed that at a
particular temperature (300K), the DG device shows nearly 10 times more in
Ion/Ioff , 64.49% improvement in EDP , and more than 100% rise of fT and sweet
point as compared to SG device. Furthermore, DG configurations revealed significant
improvements in circuit delay and Q-factor over SG device. The outcomes provided
in this work can be used as an acceptable design tool for circuits meant for the wide
range of temperature variation applications. From the investigations on TCP or
ZTC, it is evident that DG configurations lead to a significant improvement in static
and dynamic performances as far as nanoscale MOSFET is concerned.
• Modeling and Simulation Setup for SOI-FinFET (Section 6.3)
The present understanding of this work is about to evaluate and resolve the
temperature compensation point (TCP ) or zero temperature coefficient (ZTC) point
for a sub-20 nm FinFET. The sensitivity of geometry parameters on assorted
performances of Fin based device and its reliability over ample range of temperatures
i.e. 100 K to 400 K is reviewed to extend the benchmark of device scalability. The
impact of Fin height (HFin), Fin width (WFin), and temperature (T ) on immense
performance metrics including on-off ratio (Ion/Ioff ), transconductance (gm), gain
(AV ), cut-off frequency (fT ), static power dissipation (PD), energy (E), energy delay
product (EDP ), and sweet spot (gmfT /ID) of the FinFET are studied.
.
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Chapter 7
Conclusion and Future Work
In this dissertation, design, modeling and simulation of non-classical
MOSFETs are furnished, with a focus on static and analog/RF
performance metrics, which is necessary for circuit applications.
100
T CAD simulation have proven to be an effective tool for Nanoelectronicsdevelopment, where explorative device studies and with technology fine tuning
and optimization techniques are available. It is essential to optimize the device
features, make a prediction for complex device structure and quickly get insights for
screen technology options with an industrial strategy. The work presented here can be
useful to other researchers for developing efficient high-frequency circuit applications
and other areas of interest.
Some of the simulated results have been validated with the experimental data in the
literature. As the simulation is calibrated with experimental results, an assurance can
be accorded for the designed devices as there is no scope for fabrication facilities in the
University.
In this thesis, extensive studies has been carried out on a theoretical insight into
the issues pertaining to planar MOSFET, the 2-D double gate MOSFET to 3-D FinFET
technologies etc.. The 2-D analytical models for single and double gate MOSFET devices
have also been explored to validate the dependencies of the characteristics with their
geometrical parameters.
In this era of Nanotechnology, the non-classical MOSFETs behavior are investigated
on single and double gate devices. Although DG-MOSFET was proposed long back,
many a effects have not yet been explored and the author of this thesis has tried to
investigate on some characteristics like effect of strain on the channel, +ve and -ve
interface trapped charges, high-k gate stack, metal gate work function Engineering, etc.
of the device.
The undesirable side effects such as Vth roll off due to increase in equivalent Ge
content have been analyzed to avoid the possible degradation of device performances.
The DI configuration has demonstrated momentous improvements in terms of Ioff ,
surface potential, and the electric field. The UD-DG exhibits highest on current,
transconductance, but it experiences subthreshold leakage issue. On the other hand,
GC and GS architectures predict reasonable performances in all respects.
GS-DG-TM-SH exhibits a higher value of drain current, the peak transconductance
and a lower value of DIBL. The DIBL and HCE can be controlled effectively by
increasing the gate length ratio (L1/L2) as per our observation.
An opportunity for realizing high-performance analog and RF circuits with the
proposed devices are addressed in the work. The DM-DG configurations are found
superior over SM-DG as they show 48.53% improvement in fT , 25.54% in AV and
more than 90% in VEA.
In case of FinFET, HFin = 0.6×Lg case shows the optimum device performances in
terms of gain and maximum frequency of operation. By thinning the WFin, the FinFET
can be free from substrate related effects which further improves the AV , VEA, and R0
of the device as shown in our simulated results.
The Trigate (AR = 1) shows improvement in delay of the device because of higher
Ieff . FinFETs (AR < 1) and Planar MOSFETs (AR > 1) predict desirable
improvements in power dissipation and fT .
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7.1 Future Work
The evaluation of ZTC/TCP is one of the fundamental analysis for optimal device
operation and reliability. It is evident that there exist different inflection points for ID,
and gm, which need further investigation for DG-MOSFET and FinFET as far as circuit
operations are concerned.
The impact of temperature (T ) on immense performance metrics including on-off
ratio (Ion/Ioff ), transconductance (gm), gain (AV ), cut-off frequency (fT ), static power
dissipation (PD), energy (E), energy delay product (EDP ), and sweet spot (gm×fT /ID)
of the FinFET has been analyzed and found the importance of ZTC/TCP of nanoscale
MOSFET devices.
7.1 Future Work
The problem of radiation effects on Semiconductor device operations is an important
area of study and can be investigated. Both single event effects, which include single
event upset (SEU) and single event transient (SET), and total ionization dose (TID)
effects can be tested.
Exploration of the effect of thermal noise, random dopant fluctuation (RDF) to
different models of multi-gate MOSFETs are very much essential from an application
point of view.
New devices with the introduction to organic materials known as an organic device
is a novel approach in the field of nanoscale application.
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Appendix
Appendix A
A. Effect of Strain on Band gap
In the presence of strain, the silicon thin film experiences biaxial tension that changes its band
structure. The strain causes the electron affinity of silicon to increase and the band gap, the
effective mass of carriers to decrease. The above strain-related effects on the silicon band
structure are modeled as follows [127,173–176].
(EC)s−Si = 0.57X and (Eg)s−Si = 0.4X
VTLn
(
NV,Si
NV,s−Si
)
= VTLn
(
m∗h,Si
m∗h,s−Si
) 3
2
≈ 0.075X (1)
Effect of Strain on Flat band Voltage.
The effect of strain on the front-channel flat band voltage of FD-SOI MOSFET can be
modeled as follows [174]:
(VFB,f )s−Si = (VFB,f )Si + VFB,f (2)
Where (VFB,f )Si = ϕM − ϕSi
VFB,f =
−(EC)s−Si
q +
(Eg)s−Si
q − VTLn
(
NV,Si
NV,s−Si
)
ϕSi =
XSi
q +
Eg,Si
2q + ϕF,Si , ϕF,Si = VTLn
(
NA
ni,Si
)
In a similar way, the effect of strain on the back-channel flat band voltage of FD-SOI MOSFET
is modeled as follows:
(VFB)s−Si = (VFB)Si + VFB,b (3)
Where (VFB)Si = ϕsub − ϕSi and
VFB,b =
−(EC)s−Si
q +
(Eg)s−Si
q − VTLn
(
NV,Si
NV,s−Si
)
It is also important to consider the effect of strain on the built-in voltage across the source-
body and drain-body junctions in the strained-Si thin film, i.e.
Vbi,s−Si = Vbi,si + (Vbi)s−Si (4)
Where Vbi,si =
Eg,Si
2q + ϕF,Si , (Vbi)s−Si =
−(Eg)s−Si
q + VTLn
(
NV,Si
NV,s−Si
)
B. Surface Potential and Electric Field Model
Before the onset of strong inversion, the 2-D Poisson equation in the strained-silicon thin film
of an FD-s-SOI MOSFET, shown in Fig. 3.1, can be written as follows [173,174]:
d2ϕ (x, y)
dx2
+
d2ϕ (x, y)
dy2
=
qNA
εSi
for 0 ≤ x ≤ L, 0 ≤ y ≤ tS−Si (5)
The potential profile in the vertical direction in the strained-Si film (y-direction in Fig. 3.1)
can be approximated by a parabolic function, as done in [173,174], i.e.
ϕ (x, y) = ϕs (x) + C1 (x) y + C2 (x) y
2 for 0 ≤ x ≤ L, 0 ≤ y ≤ tS−Si (6)
Where the coefficients c1(x) and c2(x) are functions of x only. Equation (5) can be solved
using the following boundary conditions:
Boundary conditions
1. Electric flux (displacement) at the gate oxide or strained-Si film interface is continuous,
i.e. [
dϕ (x, y)
dy
]
y=0
=
εox
εSi
(
ϕs(x) − V ′GS
tf
)
(7)
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2. Electric flux at the interface of buried oxide and the back channel is continuous, i.e.[
dϕ (x, y)
dy
]
y=ts−Si
=
εox
εSi
(
V ′sub − ϕ (x, ts−Si)
tb
)
(8)
3. The substrate potential at the source end is
ϕ (0, 0) = ϕs (0) = Vbi,s−Si (9)
4. The surface potential at the drain end is
ϕ (L, 0) = ϕs (L) = Vbi,s−Si + VDS (10)
Using the boundary conditions, one can obtain the coefficientsC1(x) and C2(x) leading to an
expression for ϕ(x, y) and setting y = 0, we obtain
d2ϕs (x)
dx2
− αϕs (x) = β (11)
Where ∝= Cbts−SiεSi
(
2CSi+Cf
2CSi+Cb
)
+
Cf
ts−SiεSi
β = qNAεSi −
(
Cb
ts−SiεSi
+ C
2
b
(2CSi+Cb)ts−SiεSi
)
V ′sub −
[
Cb
ts−SiεSi
(
Cf
2CSi+Cb
)
+
Cf
ts−SiεSi
]
V ′GS
Where Cf = εoxtf , CSi =
εSi
ts−Si
and Cb = εoxtb
The above equation (11) with constant coefficients, can be written as
ϕs (x) = Aexp (λx) +Bexp (−λx)− σ (12)
Where λ =
√
α and σ = βα . Now using boundary conditions to solve for A and B, we obtain
A =
[1−exp(−λl)](Vbi,s−Si+σ)+VDS
exp(λl)−exp(−λl)
B =
[1−exp(λl)](Vbi,s−Si+σ)+VDS
exp(−λl)−exp(λl)
Thus Electric Field can be calculated as
C. Threshold Equation Model
To obtain a model for the threshold voltage, we need to find the minimum surface potential from
equation (12) by substituting
dϕs (x)
dx
= 0 (13)
This will be the minimum surface potential as
ϕs,min = 2
√
AB − σ (14)
The threshold voltage Vth is that value of the gate voltage VGS at which a conducting channel is
induced under the gate oxide at the surface of SOI MOSFET. In an FD thin-film SOI MOSFET,
it is desirable that the front channel turns on before the back channel and that only the front
channel contributes to the current conduction. Therefore, in a conventional unstrained silicon
MOSFET, the threshold voltage is taken to be that value of gate to source voltage for which
the front-channel surface potential ϕs,min = 2ϕF,Si, where ϕF, Si is the difference between the
extrinsic Fermi level in the bulk region and the intrinsic Fermi level [127, 173–176]. For the
single-layer s-SOI MOSFET, the condition for threshold under the front gate is modified as
ϕs,min = 2ϕF,Si + ∆ϕs−Si = ϕth (15)
Where ∆ϕs−Si =
−(∆Eg)s−Si
q + VTLn
(
NV,Si
NV,s−Si
)
and ϕth is that value of surface potential at which the volumetric inversion electron charge
density in the strained-Si device is the same as that in the unstrained-Si at threshold, i.e., equal
to the body doping. Thus, the threshold voltage is defined as the value of VGS at which the
minimum surface potential ϕs,min equals ϕth. Hence, we can determine the value of threshold
voltage by substituting (14) into (15) and solving for VGS as [127,174–176].
Vth =
−K2 +
√
K22 − 4K1K3
2K1
(16)
where K1 = b2
[
4
(
N −N2)− 1]
K2 = b {4 (NVbi,s−Si +M − 2MN)− 2ϕth}+ 2ab
{
4
(
N −N2)− 1}
K3 =
a {4 (NVbi,s−Si +M − 2MN)− 2ϕth} − ϕ2th − 4
(
M2 −MVbi,s−Si
)
+ a2
{
4
(
N −N2)− 1}
M =
[1−exp(−λl)]Vbi,s−Si+VDS
2sinhx , N =
1−exp(−λl)
2sinhx
b = − 1α
[
CbCf
ts−SiεSi(2CSi+Cb)
+
Cf
ts−SiεSi
]
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Appendix B
A. Surface Potential Formulation
Flat band voltage (front channel)
(VFB,f )si = φM − φsi (1)
where φf−Si = VT ln(Na/ni), φSi =
χsi
q +
Eg,Si
2q + φf−Si
Back channel flat band voltage (back channel)
(VFB,b)si = φsub − φsi (2)
where φsub = χsiq +
Eg,Si
2q + φf−sub, φf−sub = VT ln(
Nsub/ni)
Built in voltage across source-body and drain body junction
Vbi,Si =
Eg,Si
2q
+ φf−Si (3)
Considering the effect of oxide charges in the Si−SiO2 interface, 2-D Poisson’s equation for the
potential distribution in the silicon regions can be written as [35]:
∂2φ1(x, y)
∂x2
+
∂2φ1(x, y)
∂y2
=
qNA
εsi
for 0 ≤ x ≤ L1, 0 ≤ y ≤ tSi (4)
∂2φ2(x, y)
∂x2
+
∂2φ2(x, y)
∂y2
=
qNA
εsi
for L1 ≤ x ≤ L, 0 ≤ y ≤ tSi (5)
The potential profile in the vertical direction can be approximated by a parabolic function
ϕ1(x, y) = φs1(x) + a11(x)y + a12(x)y
2 for 0 ≤ x ≤ L1, 0 ≤ y ≤ tSi (6)
ϕ2(x, y) = φs2(x) + a12(x)y + a22(x)y
2 for L1 ≤ x ≤ L, 0 ≤ y ≤ tSi (7)
Poisson’s equation can be solved by following the boundary condition
1. Electric flux(displacement) at the gate oxide/strained Si film interface is continuous
dϕ1(x, y)
dy
∣∣∣∣
y=0
=
εox
εsi
φs1(x)− V ′GS1
tf
(8)
dϕ2(x, y)
dy
∣∣∣∣
y=0
=
εox
εsi
φs2(x)− V ′GS2
tf
(9)
where V ′GS1 = VGS − (VFB1,f )si , V ′GS2 = VGS − (VFB2,f )si
and the effect of trapped charges are to be considered as
(VFB1,f )si = φM − φsi , (VFB2,f )si = φM − φsi − qNfCox
2. Electric field at the interface of the buried oxide and the back channel is continuous
dϕ2(x, y)
dy
∣∣∣∣
y=tsi
=
εox
εsi
−φB(x) + V ′SUB
tb
(10)
dϕ2(x, y)
dy
∣∣∣∣
y=tsi
=
εox
εsi
−φB(x) + V ′SUB
tb
(11)
where V
′
GS1 = VGS − (VFB1,f )si
3. Electric flux (displacement) and the electric potential at the trapped charged interface is
continuous
dϕ1(x, y)
dx
∣∣∣∣
x=L1
=
dϕ2(x, y)
dx
∣∣∣∣
x=L1
(12)
φ1(L1, 0) = φ2(L1, 0) (13)
4. The surface potential at the source end is
φ1(0, 0) = φs1(0) = Vbi,si (14)
5. The surface potential at the drain end is
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φ2(L, 0) = φs2(L) = Vbi,si + VDS (15)
Using the boundary conditions 8-11 we obtain coefficients and obtain the expressions for φ1(x, y)
and φ2(x, y) . Substituting φ1(x, y) and φ2(x, y) into 4 and 5 respectively and subsisting y = 0
we obtain
d2φs1(x)
dx2
− αφs1(x) = β1 (16)
d2φs2(x)
dx2
− αφs2(x) = β2 (17)
where α = 2(CfCSi+CfCb+CbCsi)
t2siCsi(2Csi+Cb)
,
β1 =
qNA
εsi
− 2V ′GS1 Cf (Csi+Cb)t2siCsi(2Csi+Cb) − 2V
′
SUB
Cb
t2siCsi(2Csi+Cb)
β2 =
qNA
εsi
− 2V ′GS2 Cf (Csi+Cb)t2siCsi(2Csi+Cb) − 2V
′
SUB
Cb
t2siCsi(2Csi+Cb)
The solution for 16 and 17 are simple second order non-homogeneous differential equation
with constant coefficients which can be expressed as
φs1(x) = A exp(nx) +B exp(−n ∗ x)− β1
α
(18)
φs2(x) = C exp(n(x− L1)) +D exp(−n(x− L1))− β2
α
(19)
where n =
√
α , p1 = β1α , p2 =
β2
α
Using the boundary condition 15-18 we solve for A, B, C, and D
A = ((Vbi,si(1− exp(−nL)) + VDS + (p1 − p2) cosh(nL2)
+p2 − p1 exp(−nL))/(2 sinh(nL)) (20)
B = ((Vbi,si(exp(nL)− 1) + p1 exp(nL)− p2 − VDS − (p1 − p2) cosh(nL2))
/(2 sinh(nL))
(21)
C = A exp(nL1) +
p2 − p1
2
(22)
D = B exp(−nL1) + (p2 − p1
2
) (23)
B. Surface Potential Formulation
Electric field horizontal component under metal gates M1/M2 can be expressed as
E1(x) = An exp(nx)−Bn exp(−nx) (24)
E2(x) = Cn exp(n(x− L1))−Dn exp(−n(x− L1)) (25)
The minimum potential of front channel can be expressed as
xmin =
1
2n
ln(
B
A
) (26)
φs,min = 2
√
AB − p1 (27)
C. Threshold Voltage Formulation
For strained-Si SOI MOSFET the threshold condition under the front gate is modified as
φs,min = φth = 2φf,si (28)
VTH =
−η +
√
η2 − 4σξ
2σ
(29)
where γ = exp(−nL) , σ = 1γ + γ − 2− sinh2(nL) ,
Vbi1 = Vbi,si(1− γ) + VDS − (u− v) cosh(nL2)− v + uγ ,
Vbi2 = Vbi,si(
1
γ − 1)− VDS + (u− v) cosh(nL2) + v − uγ ,
u = CbCf V
′
SUB − qNAtsiCf − VFB1,si v = CbCf V
′
SUB − qNAtsiCf − VFB2,si,
ξ = Vbi1Vbi2 − sinh2(nL)(φth − u)2,
η = Vbi1(− 1γ + 1) + 2sinh2(nL)(φth − u)− Vbi2(1− γ)
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Appendix C
SIMULATION METHODOLOGY
A. Working Principle for Sentaurus TCAD
Modeling and simulation bridge the need for development and fabrication engineers by
improving semiconductor process control in manufacturing. Sentaurus TCAD is a powerful
GUI-driven simulation environment for managing simulation tasks and analyzing results.
Sentaurus TCAD simulations afford crucial insights on the nature of semiconductor devices,
which can lead to new concepts. However, it needs to be properly calibrated for simulation.
Advantages of Sentaurus TCAD
• Reduces technology development time and cost.
• Provides full flow 3-D process and device simulation with advanced structure generation,
meshing, and numeric.
• Supports insight into advanced physical phenomena, improving device design, yield, and
reliability.
• Provides fast prototyping, development and optimization of semiconductor technologies.
Figure 1: Simulation procedure in Sentaurus TCAD
Fig. 1 demonstrates the complete flow chart of working principle of Sentaurus TCAD i.e.,
creation of the device structure (including the doping profiles), and definition of the electrical
contact are done through Sentaurus Structure Editor. Sentaurus Mesh and Noffset-3D
generates the meshing for solving diffusion and transport equations through validation of
various physical models (like bandgap narrowing, Fermi-Dirac, Band-to-Band tunneling,
Drift-Diffusion, carrier mobility and velocity saturation). Sentaurus Device solves multiple,
coupled physical equations based on the meshing, to properly estimate the device performance.
Sentaurus Inspect and SVISUAL used to extract critical device performance parameters.
Physical Models and Methods Considered for this Work
The technology parameters and the supply voltages used for the device simulations are
according to the analog ITRS roadmap [7] for below 50 nm gate length devices. The VDD is
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taken as 0.7 V . The work functions of the metal gates are adjusted to achieve the desired Vth
value. The numerical simulation uses the drift-diffusion approach [138] and the models
activated in simulation comprise of field dependent mobility, concentration Dependant mobility
and velocity saturation model [139]. Suitable empirical parameter β is selected to calibrate the
drift-diffusion transport model. The inversion layer mobility models Lombardi (constant
voltage and temperature, CVT) [177], along with Shockley-Read-Hall (SRH) [140, 141] and
Auger recombination models are included.
The silicon bandgap narrowing model which determines the intrinsic carrier concentration
is actuated. A set of partial differential equations for the modeled device solves
self-consistently on the discrete mesh in an iterative fashion. The currents, voltages and
charges for each electrode are calculated after each step of bias ramp through quasi-stationary.
The Poisson equation, continuity equations, and the different thermal and energy equations are
included in the simulation [123]. All the structure junctions are assumed as abrupt, the biasing
conditions are reckoned at room temperature and the generation of smooth mesh [142] is done
in the simulation. The simulated results of FinFETs at low (50 mV ) and high (0.35 V ) drain
biases are analyzed further.
Sentaurus Device Editor Code for FinFET
(define Lg 0.020)
(define Lus 0.005)
(define Lud 0.005)
(define Wstrip 0.007)
(define Hstrip 0.030)
(define Na 1e15) ; Body doping [cm-3] ;
Na= 1e17, 1e16, 1e15
(define Nsd 1e20) ; Body doping [cm-3]
(sdegeo:set-default-boolean "ABA")
(sdegeo:create-cuboid (position 1 1 1) (position (+ 1.08 Lus Lg Lud) 0.93 (+ Wstrip 1.0252)
"Silicon" "substrate.region"))
(sdegeo:create-cuboid (position 1 0.93 1) (position (+ 1.08 Lus Lg Lud) 0.89 (+ Wstrip
1.0252)) "SiO2" "box.region")
(sdegeo:create-cuboid (position 1.04 0.89 1) (position (+ 1.04 Lus) (- 0.8774 Hstrip) (+ Wstrip
1.0252)) "HfO2" "metals.region")
(sdegeo:create-cuboid (position (+ 1.04 Lus Lg) 0.89 1) (position (+ 1.04 Lus Lg Lud) (-
0.8774 Hstrip) (+ Wstrip 1.0252)) "HfO2" "metald.region")
(sdegeo:create-cuboid (position (+ 1.04 Lus) 0.89 1) (position (+ 1.04 Lus Lg) (- 0.8774
Hstrip) (+ Wstrip 1.0252)) "Metal" "copper.region")
(sdegeo:create-cuboid (position (+ 1.04 Lus) 0.89 1.0117) (position (+ 1.04 Lus Lg) (- 0.8891
Hstrip) (+ Wstrip 1.0135)) "SiO2" "sio2.region") (sdegeo:create-cuboid (position 1 0.89
1.0126) (position (+ 1.08 Lus Lg Lud) (- 0.89 Hstrip) (+ Wstrip 1.0126)) "Silicon"
"insertedsilicon.region")
(sdegeo:define-contact-set "source" 4.0 (color:rgb 1 1 0) "–")
(sdegeo:set-current-contact-set "source")
(sdegeo:define-3d-contact (find-face-id (position 1.02 (- 0.89 Hstrip) (+ Wstrip 1.0125)))
"source")
(sdegeo:define-contact-set "drain" 4.0 (color:rgb 0 1 1) "–")
(sdegeo:set-current-contact-set "drain")
(sdegeo:define-3d-contact (find-face-id (position (+ 1.06 Lus Lg Lud) (- 0.89 Hstrip) (+ Wstrip
1.0125))) "drain")
(sdegeo:define-contact-set "substrate" 4.0 (color:rgb 1 0 1) "–")
(sdegeo:set-current-contact-set "substrate")
(sdegeo:define-3d-contact (find-face-id (position (+ 1.06 Lus Lg Lud) 1 1.001)) "substrate")
(sdegeo:define-contact-set "gate" 4.0 (color:rgb 0 1 1) "–")
(sdegeo:set-current-contact-set "gate")
(sdegeo:define-3d-contact (list (car (find-face-id (position (+ 1.041 Lus) (- 0.8774 Hstrip)
1.001))) (car (find-face-id (position (+ 1.041 Lus) (- 0.8776 Hstrip) (+ Wstrip 1.0252)))) (car
(find-face-id (position (+ 1.041 Lus) (- 0.8776 Hstrip) 1)))) "gate")
(sdedr:define-refeval-window "ssource" "Cuboid" (position 1 0.89 1.0126) (position 1.04 (- 0.89
Hstrip) (+ 1.0126 Wstrip)))
(sdedr:define-constant-profile "arsenic.doping" "ArsenicActiveConcentration" Nsd)
(sdedr:define-constant-profile-placement "placementsource.ap" "arsenic.doping" "ssource")
(sdedr:define-refeval-window "sdrain" "Cuboid" (position (+ 1.04 Lus Lg Lud) 0.89 1.0126)
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(position (+ 1.08 Lus Lg Lud) (- 0.89 Hstrip) (+ 1.0126 Wstrip)))
(sdedr:define-constant-profile-placement "placementdrain.ap" "arsenic.doping" "sdrain")
(sdedr:define-refeval-window "schannel" "Cuboid" (position (+ 1.04 Lus) 0.89 1.0126) (position
(+ 1.04 Lus Lg) (- 0.89 Hstrip) (+ 1.0126 Wstrip)))
(sdedr:define-constant-profile "boron.doping" "BoronActiveConcentration" Na)
(sdedr:define-constant-profile-placement "placementchannel.ap" "boron.doping" "schannel")
(sdedr:define-refinement-size "mesh.dimen" 0.08 0.08 0.08 0.24 0.24 0.24)
(sdedr:define-refinement-placement "meshs.ap" "mesh.dimen" "ssource")
(sdedr:define-refinement-placement "meshd.ap" "mesh.dimen" "sdrain")
(sdedr:define-refinement-size "mesh1.dimen" 0.008 0.008 0.008 0.024 0.024 0.024)
(sdedr:define-refinement-placement "meshc.ap" "mesh1.dimen" "schannel")
(sde:set-meshing-command "snmesh -a -c boxmethod")
(sdedr:append-cmd-file "")
(sde:build-mesh "snmesh" "-a -c boxmethod" "sdemodel")
(sdedr:write-cmd-file "@commands/o@")
(sde:build-mesh "snmesh" " " "n@node@msh")
Sentaurus Device Command Code for FinFET
Sentaurus Device command file for Id versus Vg
USING DRIFT-DIFUSSION MODEL
File { Grid = "@tdr@"
Plot = "@tdrdat@"
Current = "@plot@"
Output = "@log@" }
Electrode { { Name="source" Voltage=0.0 }
{ Name="drain" Voltage=0.0 }
{ Name="gate" Voltage=0.0 }
{ Name="substrate" Voltage=0.0 }}
* DriftDiffusion
Physics (Material = "Metal") { MetalWorkFunction ( WorkFunction = @Wf@)}
Physics{ eQCvanDort EffectiveIntrinsicDensity( OldSlotboom ) Mobility( DopingDep
eHighFieldsaturation( GradQuasiFermi ) hHighFieldsaturation( GradQuasiFermi ) Enormal)
Recombination(SRH(DopingDep TempDependence ))}
Math { Extrapolate Iterations=220 Notdamped =100
RelErrControl ErRef(Electron)=1.e10 ErRef(Hole)=1.e10 }
Plot{ *–Density and Currents, etc eDensity hDensity TotalCurrent/Vector eCurrent/Vector
hCurrent/Vector eMobility hMobility eVelocity hVelocity ElectricField Potential SpaceCharge
eQuasiFermi hQuasiFermi
*–Temperature eTemperature Temperature hTemperature
*–Fields and charges ElectricField/Vector Potential SpaceCharge
*–Doping Profiles Doping DonorConcentration AcceptorConcentration
*–Band structure/Composition
BandGap BandGapNarrowing Affinity
ConductionBand ValenceBand eQuantumPotential hQuantumPotential}
Solve { *- Creating initial guess:
Coupled(Iterations= 100) Poisson
Coupled Poisson Electron Hole
*- Ramp to drain to Vd
Quasistationary( InitialStep= 0.1 Decrement= 1.5 MinStep= 1e-5 MaxStep= 1 Goal {
Name="drain" Voltage=@Vd@ } ){ Coupled {Poisson Electron Hole} }
*- Vg sweep NewCurrentFile="IdVg"
Quasistationary(
DoZero InitialStep= 0.005 Decrement= 1.5 MinStep= 1e-5 MaxStep= 0.001 Goal
Name="gate" Voltage= 1.0 ){ Coupled Poisson Electron Hole CurrentPlot (time=(range = (0
1) intervals=40))}}
Sentaurus Device command file for Id versus Vg
USING DRIFTDIFUSSION MODEL
File { Grid = "@tdr@"
Plot = "@tdrdat@"
Current = "@plot@"
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Output = "@log@" }
Electrode { { Name="source" Voltage=0.0 } { Name="drain" Voltage=0.0 } { Name="gate"
Voltage=0.0 } { Name="substrate" Voltage=0.0 }}
* DriftDiffusion
Physics (Material = "Metal") { MetalWorkFunction ( WorkFunction = 4.3 )}
Physics{ eQCvanDort EffectiveIntrinsicDensity( OldSlotboom ) Mobility( DopingDep
eHighFieldsaturation( GradQuasiFermi ) hHighFieldsaturation( GradQuasiFermi ) Enormal )
Recombination( SRH( DopingDep TempDependence ) ) }
Math { Extrapolate Iterations=500 Notdamped =100 RelErrControl ErRef(Electron)=1.e10
ErRef(Hole)=1.e10 }
Plot{ *–Density and Currents, etc eDensity hDensity TotalCurrent/Vector eCurrent/Vector
hCurrent/Vector eMobility hMobility eVelocity hVelocity ElectricField Potential SpaceCharge
eQuasiFermi hQuasiFermi
*–Temperature eTemperature Temperature hTemperature
*–Fields and charges ElectricField/Vector Potential SpaceCharge
*–Doping Profiles Doping DonorConcentration AcceptorConcentration
*–Band structure/Composition BandGap BandGapNarrowing Affinity ConductionBand
ValenceBand eQuantumPotential hQuantumPotential}
Solve { initial gate voltage Vgs=0.35 V
Poisson Coupled { Poisson Electron }
Coupled { Poisson Electron }
Save (FilePrefix="vg0")
ramp gate and save solutions:
second gate voltage Vgs=0.7 V
Quasistationary
(InitialStep=0.1 Maxstep=0.1 MinStep=0.01 Increment=1.3 Goal name="gate" voltage=0.7
) Coupled Poisson Electron Save(FilePrefix="vg1")
third gate voltage Vgs=1.0 V Quasistationary (InitialStep=0.1 Maxstep=0.1 MinStep=0.01
Increment=1.3
Goal { name="gate" voltage=1.0 } ) { Coupled { Poisson Electron } } Save(FilePrefix="vg2")
Load saved structures and ramp drain to create family of curves:first curve
Load(FilePrefix="vg0")
NewCurrentPrefix="vg0"
Quasistationary (InitialStep=0.1 Maxstep=0.1 MinStep=0.01 Goal{ name="drain"
voltage=1.0} ){ Coupled {Poisson Electron } CurrentPlot (time=(range = (0 1)
intervals=40))}
second curve
Load(FilePrefix="vg1")
NewCurrentPrefix="vg1"
Quasistationary (InitialStep=0.1 Maxstep=0.1 MinStep=0.01 Goal{ name="drain"
voltage=1.0 } ){Coupled {Poisson Electron } CurrentPlot (time=(range = (0 1)
intervals=40))}
third curve Load(FilePrefix="vg2")
NewCurrentPrefix="vg2"
Quasistationary (InitialStep=0.1 Maxstep=0.1 MinStep=0.01 Goal{ name="drain"
voltage=1.0 } ){ Coupled {Poisson Electron } CurrentPlot (time=(range = (0 1)
intervals=40))}}
Device NMOS { Electrode { { name="source" Voltage=0.0 } { name="drain" Voltage=0.0 } {
name="gate" Voltage=0.0 } { Name="substrate" Voltage=0.0 }}
File { Grid = "@tdr@"
Plot = "@tdrdat@"
Current = "@plot@"}
Physics { Mobility( DopingDep HighFieldSaturation Enormal ) EffectiveIntrinsicDensity(
oldSlotboom )}}
Math { Extrapolate RelErrControl Notdamped=50 Iterations=20}
Plot { eDensity hDensity eCurrent hCurrent ElectricField eEnormal hEnormal eQuasiFermi
hQuasiFermi Potential Doping SpaceCharge SRH Auger AvalancheGeneration eMobility
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hMobility DonorConcentration AcceptorConcentration Doping eVelocity hVelocity}
File { Output = "@log@"
ACExtract = "@acplot@"}
System { NMOS nmos1 (drain=d source=s gate=g substrate=b)
Vsource-pset vd ( d 0 ){ dc = 0 } Vsource-pset vs ( s 0 ){ dc = 0 } Vsource-pset vg ( g 0 ){ dc
= 0 } Vsource-pset vb ( b 0 ){ dc = 0 }}
Solve { NewCurrentPrefix="init"
Coupled(Iterations=100){ Poisson }
Coupled{ Poisson Electron Hole }
*- Ramping gate to starting operating point:
Quasistationary( InitialStep= 0.01 Increment= 1.4 MinStep= 1e-6 MaxStep= 0.25 Goal{
Parameter= vg.dc Voltage= 0} Goal{ Parameter= vd.dc Voltage= @Vd@ } ){ Coupled {
Poisson Electron Hole } }
ramp gate
NewCurrentPrefix=""
Quasistationary ( InitialStep=0.01 Increment=1.3 MaxStep=0.05 Minstep=1.e-5
Goal { Parameter=vg.dc Voltage=0.7} )
{ ACCoupled ( StartFrequency=1e6 EndFrequency=1e6 NumberOfPoints=1 Decade Node(d s
g b) Exclude(vd vs vg vb) ACCompute (Time = (Range = (0 1) Intervals = 40)) ){ Poisson
Electron Hole }}}
B. SILVACO’S ATLAS Device Simulator
ATLAS is Silvaco International’s primary TCAD device simulator and has the ability to
model devices of many different materials and physical characteristics [Ref–Silvaco atlas manual].
The ATLAS simulator is activated by using Silvaco’s Deckbuild operating environment. Devices
can either be completely constructed in Deckbuild to be run by ATLAS or they can be built
using Silvaco’s ATHENA device frame work simulator. Fig. 2 shows a flow chart that describes
how the different programs of Silvaco’s TCAD suite interact with the ATLAS device simulator.
Figure 2: Modules of Silvaco
Modes of Operation
All simulations in this thesis were run using Deckbuild to provide the device structure
information to the device simulator ATLAS. ATLAS has the ability to run in several different
modes that are with Deckbuild including Interactive Mode. Each time to run ATLAS inside
Deckbuild the first programming line should be:
go atlas
This input will start ATLAS simulator and allow it to input the rest of the conditions stated in
the code in Deckbuild.
Silvaco breaks the commands into five groups and each group will have several statements
in that group. The statements in each group in most cases must be run in order. Fig. 3 shows
the groups and the order in which they should be inputted into Deckbuild.
The key parameters in the structure command group include the following; a two or three
dimensional grid, called the mesh, the mesh must be divided into regions, electrode locations
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Figure 3: Five groups of Atlas
and materials must be defined, doping levels and dopants must be defined. Mesh statements
are entered in as vertical and horizontal lines in microns and as distance from the center line.
ATLAS will automatically adjust the grids to represent the desired resolution the user has
entered.
The next have to define the regions of the device. The regions will be used to assign
materials and properties to the device. The regions must be defined along the mesh lines and
the statements will be similar to those used for the mesh statements. The designer must
specify the electrode name and where it is located. The next action, doping, is one of the most
important actions a designer does to affect the electrical properties of the structure they are
designing. Silvaco allow the designer to specify the type of dopant and the concentration. It
also allows the designer to specify the distribution of the doping material. ATLAS has the
ability to distribute the dopants in a uniform or Gaussian profile.
The next statement to investigate is the models statement. ATLAS has over seventy
models that a designer can choose to use to improve the accuracy of the structure they are
trying to simulate. These models would change the parameters of the device using the
following command statements: models, mobility, impact, and material. ATLAS allows several
different methods for calculating the solution for semiconductor device problems. For each
model type there are three types of solution techniques: decoupled, fully coupled and block.
The method to view the results of a simulation is using Tonyplot. It is viewing program for
ATLAS that allows the designer to view the structure and log files that are created by ATLAS.
The structure files allow you to view the mesh diagram, doping concentrations, current
densities, and other parameters. The log files allow you to view the results of ATLAS’s
electrical analysis in a graph format. It can show both log and linear scaling. It can also
produce cylindrical graphs. Tonyplot has the ability to do cutlines to look at a specific slice of
the device and see what is electrical occurring at the slice point or plane.
DECKBUILD CODING FOR ATLAS
Atlas code for DG-MOSFET under study for various performance analyses
go atlas
*********** define the mesh *****
mesh space.mult=1.0
x.mesh loc=0.000 spac=0.01
x.mesh loc=0.030 spac=0.01
x.mesh loc=0.0399 spac=0.01
x.mesh loc=0.040 spac=0.001
x.mesh loc=0.080 spac=0.001
x.mesh loc=0.0801 spac=0.01
x.mesh loc=0.090 spac=0.01
x.mesh loc=0.120 spac=0.01
y.mesh loc=0.000 spac=0.1
y.mesh loc=0.001 spac=0.1
y.mesh loc=0.0019 spac=0.1
y.mesh loc=0.002 spac=0.0002
y.mesh loc=0.012 spac=0.0002
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y.mesh loc=0.0121 spac=0.1
y.mesh loc=0.013 spac=0.1
y.mesh loc=0.014 spac=0.1
TITLE GS-DG
region num=1 x.min=0.000 x.max=0.120 y.min=0.002 y.max=0.012 material=silicon
region num=2 x.min=0.000 x.max=0.120 y.min=0.000 y.max=0.001 material=Air
region num=3 x.min=0.000 x.max=0.120 y.min=0.001 y.max=0.002 material=SiO2
region num=4 x.min=0.000 x.max=0.120 y.min=0.012 y.max=0.013 material=SiO2
region num=5 x.min=0.000 x.max=0.120 y.min=0.013 y.max=0.014 material=Air
*********** define the electrodes ************
electrode name=fgate x.min=0.040 x.max=0.080 y.min=0.000 y.max=0.000
electrode name=bgate x.min=0.040 x.max=0.080 y.min=0.014 y.max=0.014
electrode name=source x.min=0.000 x.max=0.000 y.min=0.002 y.max=0.012
electrode name=drain x.min=0.120 x.max=0.120 y.min=0.002 y.max=0.012
contact name=fgate workfunction=4.8
contact name=bgate workfunction=4.8
contact name=bgate common=fgate
*********** define the doping concentrations *****
doping uniform conc=1e16 p.type x.min=0.040 x.max=0.080 y.min=0.002 y.max=0.012
doping uniform conc=1e20 n.type x.min=0.000 x.max=0.040 y.min=0.002 y.max=0.012
doping uniform conc=1e20 n.type x.min=0.080 x.max=0.120 y.min=0.002 y.max=0.012
save outf=GS-DG.str
go atlas
TITLE DM-GS-DG
region num=1 x.min=0.000 x.max=0.120 y.min=0.002 y.max=0.012 material=silicon
region num=2 x.min=0.000 x.max=0.120 y.min=0.000 y.max=0.001 material=Air
region num=3 x.min=0.000 x.max=0.120 y.min=0.001 y.max=0.002 material=SiO2
region num=4 x.min=0.000 x.max=0.120 y.min=0.012 y.max=0.013 material=SiO2
region num=5 x.min=0.000 x.max=0.120 y.min=0.013 y.max=0.014 material=Air
*********** define the electrodes ************
electrode name=fgate top x.min=0.040 x.max=0.060
electrode name=gate1 top x.min=0.060 x.max=0.080
electrode name=bgate bottom x.min=0.040 x.max=0.060
electrode name=gate2 bottom x.min=0.060 x.max=0.080
electrode name=source x.min=0.000 x.max=0.000 y.min=0.002 y.max=0.012
electrode name=drain x.min=0.120 x.max=0.120 y.min=0.002 y.max=0.012
contact name=fgate workfunction=4.8
contact name=gate1 common=fgate workfunction=4.6
contact name=bgate workfunction=4.8
contact name=gate2 common=bgate workfunction=4.6
contact name=bgate common=fgate
*********** define the doping concentrations *****
doping uniform conc=1e16 p.type x.min=0.040 x.max=0.080 y.min=0.002 y.max=0.012
doping uniform conc=1e20 n.type x.min=0.000 x.max=0.040 y.min=0.002 y.max=0.012
doping uniform conc=1e20 n.type x.min=0.080 x.max=0.120 y.min=0.002 y.max=0.012
save outf=DM-GS-DG.str
go atlas
TITLE DM-GS-DG-SH
mesh space.mult=1.0
region num=1 x.min=0.000 x.max=0.120 y.min=0.002 y.max=0.012 material=silicon
region num=2 x.min=0.000 x.max=0.120 y.min=0.000 y.max=0.001 material=Air
region num=3 x.min=0.000 x.max=0.120 y.min=0.001 y.max=0.002 material=SiO2
region num=4 x.min=0.000 x.max=0.120 y.min=0.012 y.max=0.013 material=SiO2
region num=5 x.min=0.000 x.max=0.120 y.min=0.013 y.max=0.014 material=Air
*********** define the electrodes ************
electrode name=fgate top x.min=0.040 x.max=0.060
electrode name=gate1 top x.min=0.060 x.max=0.080
electrode name=bgate bottom x.min=0.040 x.max=0.060
electrode name=gate2 bottom x.min=0.060 x.max=0.080
electrode name=source x.min=0.000 x.max=0.000 y.min=0.002 y.max=0.012
electrode name=drain x.min=0.120 x.max=0.120 y.min=0.002 y.max=0.012
contact name=fgate workfunction=4.8
contact name=gate1 common=fgate workfunction=4.6
contact name=bgate workfunction=4.8
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contact name=gate2 common=bgate workfunction=4.6
contact name=bgate common=fgate
*********** define the doping concentrations *****
doping uniform conc=1e18 p.type x.min=0.040 x.max=0.050 y.min=0.002 y.max=0.012
doping uniform conc=1e16 p.type x.min=0.050 x.max=0.080 y.min=0.002 y.max=0.012
doping uniform conc=1e20 n.type x.min=0.000 x.max=0.040 y.min=0.002 y.max=0.012
doping uniform conc=1e20 n.type x.min=0.080 x.max=0.120 y.min=0.002 y.max=0.012
save outf=DM-GS-DG-SH.str
go atlas
TITLE DM-GS-DG-DH
region num=1 x.min=0.000 x.max=0.120 y.min=0.002 y.max=0.012 material=silicon
region num=2 x.min=0.000 x.max=0.120 y.min=0.000 y.max=0.001 material=Air
region num=3 x.min=0.000 x.max=0.120 y.min=0.001 y.max=0.002 material=SiO2
region num=4 x.min=0.000 x.max=0.120 y.min=0.012 y.max=0.013 material=SiO2
region num=5 x.min=0.000 x.max=0.120 y.min=0.013 y.max=0.014 material=Air
*********** define the electrodes ************
electrode name=fgate top x.min=0.040 x.max=0.060
electrode name=gate1 top x.min=0.060 x.max=0.080
electrode name=bgate bottom x.min=0.040 x.max=0.060
electrode name=gate2 bottom x.min=0.060 x.max=0.080
electrode name=source x.min=0.000 x.max=0.000 y.min=0.002 y.max=0.012
electrode name=drain x.min=0.120 x.max=0.120 y.min=0.002 y.max=0.012
contact name=fgate workfunction=4.8
contact name=gate1 common=fgate workfunction=4.6
contact name=bgate workfunction=4.8
contact name=gate2 common=bgate workfunction=4.6
contact name=bgate common=fgate
*********** define the doping concentrations *****
doping uniform conc=1e18 p.type x.min=0.040 x.max=0.050 y.min=0.002 y.max=0.012
doping uniform conc=1e16 p.type x.min=0.050 x.max=0.070 y.min=0.002 y.max=0.012
doping uniform conc=1e18 p.type x.min=0.070 x.max=0.080 y.min=0.002 y.max=0.012
doping uniform conc=1e20 n.type x.min=0.000 x.max=0.040 y.min=0.002 y.max=0.012
doping uniform conc=1e20 n.type x.min=0.080 x.max=0.120 y.min=0.002 y.max=0.012
save outf=DM-GS-DG-DH.str
MATERIAL MATERIAL=Air
MATERIAL MATERIAL=Air PERMITTIVITY=24
Models activated for Miscellaneous Device Design
models CVT SRH FERMIDIRAC AUGER print
method gummel newton
Models activated for Trap Charge and Temperature
interface y.max=0.004 qf=4e11 s.n=1e4 s.p=1e4
interface y.min=0.006 qf=4e11 s.n=1e4 s.p=1e4
models Temperature=400, 300, 200, 100 print
method gummel newton
solve init
Id-Vg Characteristics
log outfile=gatesweep1.log master
solve name=fgate vfgate=0 vstep=0.025 vfinal=1.0 vdrain=0.1
output band.param band.temp charge e.field e.velocity e.mobility
save outf=GS-DG-1.str master
log outfile=gatesweep2.log master
solve name=fgate vfgate=0 vstep=0.025 vfinal=1.0 vdrain=0.5
output band.param band.temp charge e.field e.velocity e.mobility
save outf=GS-DG-2.str master
log off
solve init
Id-Vd Characteristics
log outfile=drainsweep1.log master
solve name=drain vdrain=0 vstep=0.025 vfinal=1 vfgate=0.5
log off
Leakage Current
solve init
log outfile=GS-DG-Leakagedrainsweep1.log
solve name=drain vdrain=0 vstep=0.025 vfinal=0.5 vfgate=0
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log off
solve init
log outfile= AC-1.log master
solve name=fgate vfgate=0 vstep=0.025 vfinal=1 vdrain=0.5 ac freq=1.0e6 fstep=10 mult.f
nfstep=5 VSS=0.01 previous
extraction of Vt,SS,Gm,Ion.
extract init inf=" gatesweep1.log"
extract name=" nvt1" x.val from curve (abs(v."fgate"),abs(i."drain")) where y.val=1e-6
extract name=" SS1" 1.0/slope(maxslope(curve(abs(v."fgate"),log10(abs(i."drain")))))
extract name=" gm1" slope(maxslope(curve(abs(v."fgate"),abs(i."drain"))))
extract name=" Ion1" max(i."drain")
extract name="dydx" deriv(v."fgate",i."drain") outfile="Gm1.dat"
extraction Id-Vd
extract init inf="drainsweep1.log"
extract name=" gd1" slope(maxslope(curve(abs(v."drain"),abs(i."drain"))))
extract name="dydx" deriv(v."drain",i."drain") outfile="Gd1.dat"
extraction of Ioff
extract init inf="Leakagedrainsweep1.log"
extract name="GS-DG-Ioff1" max(i."drain")
TONYPLOT
tonyplot overlay gatesweep1.log
gatesweep2.log
tonyplot Gm1.dat
tonyplot drainsweep1.log
tonyplot Gd1.dat
tonyplot Leakagedrainsweep1.log
quit
129
